Optimizing RAM-latency dominated applications
暂无分享,去创建一个
[1] M. Frans Kaashoek,et al. RadixVM: scalable address spaces for multithreaded applications , 2013, EuroSys '13.
[2] Tony Tung,et al. Scaling Memcache at Facebook , 2013, NSDI.
[3] Babak Falsafi,et al. Shore-MT: a scalable storage manager for the multicore era , 2009, EDBT '09.
[4] Robert Tappan Morris,et al. Reinventing Scheduling for Multicore Systems , 2009, HotOS.
[5] William J. Dally,et al. Memory access scheduling , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[6] Pradeep Dubey,et al. PALM: Parallel Architecture-Friendly Latch-Free Modifications to B+ Trees on Many-Core Processors , 2011, Proc. VLDB Endow..
[7] Bin Fan,et al. MemC3: Compact and Concurrent MemCache with Dumber Caching and Smarter Hashing , 2013, NSDI.
[8] Perry Cheng,et al. Myths and realities: the performance impact of garbage collection , 2004, SIGMETRICS '04/Performance '04.
[9] Jongmoo Choi,et al. Regularities considered harmful: forcing randomness to memory accesses to reduce row buffer conflicts for multi-core, multi-bank systems , 2013, ASPLOS '13.
[10] Christoforos E. Kozyrakis,et al. Evaluating MapReduce for Multi-core and Multiprocessor Systems , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.
[11] James R. Larus,et al. Using generational garbage collection to implement cache-conscious data placement , 1998, ISMM '98.
[12] Eddie Kohler,et al. Cache craftiness for fast multicore key-value storage , 2012, EuroSys '12.