A new low power current steering logic circuit for the design of digital subsystem

[1]  Mohamed I. Elmasry,et al.  MOS current mode circuits: analysis, design, and variability , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Ioannis Savidis,et al.  Dynamic differential signaling based logic families for robust ultra-low power near-threshold computing , 2020, Microelectron. J..

[3]  Fernando Gehm Moraes,et al.  Static Differential NCL Gates: Toward Low Power , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  David J. Allstot,et al.  CMOS current steering logic for low-voltage mixed-signal integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Bhaskar Banerjee,et al.  CS-CMOS: A Low-Noise Logic Family for Mixed Signal SoCs , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Bidyut Kumar Bhattacharyya,et al.  Innovative Scaling Method to Minimize Cost of Integrated Circuit Packages and Devices , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[7]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[8]  E. Albuquerque,et al.  A new low-noise logic family for mixed-signal integrated circuits , 1999 .

[9]  Georges Gielen,et al.  Substrate Noise Coupling in Mixed-Signal ASICs , 2010 .

[10]  Sang-Gug Lee,et al.  A 45- $\mu$ W, 162.1-dBc/Hz FoM, 490-MHz Two-Stage Differential Ring VCO Without a Cross-Coupled Latch , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.