An approach to generate test signals for analog circuits — A control-theoretic perspective

This paper presents a control-theoretic driven approach to the automatic generation of test signals for analog circuits or systems. It is based on the adaption of a tracking control structure for the task of generating test signals aimed at manufacturing test for a finished circuit design. The approach will be derived and its functionality is demonstrated using circuit examples. The integration of the proposed approach within a more general test development procedure for improving the fault coverage is explained.

[1]  M. Soma.  Automatic test generation algorithms for analogue circuits , 1996 .

[2]  Sheng-Jen Tsai,et al.  Test Vector Generation for Linear Analog Devices , 1991, 1991, Proceedings. International Test Conference.

[3]  Michael Lindig,et al.  Characterization of digital cells for statistical test , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[4]  José Luis Huertas,et al.  Analog and mixed-signal benchmark circuits-first release , 1997, Proceedings International Test Conference 1997.

[5]  Xiaofeng Meng,et al.  A survey of modeling methods for analog circuit testability analysis , 2008, International Symposium on Instrumentation and Control Technology.

[6]  Abhijit Chatterjee,et al.  Feedback driven backtrace of analog signals and its application to circuit verification and test , 1999, Proceedings 20th Anniversary Conference on Advanced Research in VLSI.

[7]  Günter Elst,et al.  Improvement of analog circuit fault detectability using fault detection observers , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[8]  Bernhard Burdiek.  The qualitative form of optimum transient test signals for analog circuits derived from control theory methods , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Hans G. Kerkhoff,et al.  Test signal backtrace in mixed-signal SoC testing , 2002 .

[10]  Abhijit Chatterjee,et al.  Hierarchical test generation for analog circuits using incremental test development , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).