Electrical modeling of carbon nanotube‐based shielded through‐silicon vias for three‐dimensional integrated circuits