Rapid Calibration of DAC and Gain Errors in a Multi-bit Pipeline Stage
暂无分享,去创建一个
[1] R. Engelbrecht,et al. DIGEST of TECHNICAL PAPERS , 1959 .
[2] D.A. Johns,et al. An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage , 2007, IEEE Journal of Solid-State Circuits.
[3] Wenhua Yang,et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.
[4] David A. Johns,et al. An 11-bit 45MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage , 2007, ESSCIRC.
[5] G. Geelen,et al. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .
[6] Un-Ku Moon,et al. "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.
[7] Howard C. Luong,et al. Power optimization for pipeline analog-to-digital converters , 1999 .
[8] David A. Johns,et al. Analog Integrated Circuit Design , 1996 .
[9] Mark A. Shayman,et al. A Markov chain model for local path protection in mobile optical backbone networks , 2005, IEEE International Conference on Communications, 2005. ICC 2005. 2005.
[10] Borivoje Nikolic,et al. Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.