A Semiblind Digital-Domain Calibration of Pipelined A/D Converters via Convex Optimization

This brief presents a semiblind and foreground calibration method for correcting linear and memoryless errors in pipelined analog-to-digital converters (ADCs). We formulate the calibration problem that finds optimal radices for maximizing signal-to-noise-distortion ratio as a linear fractional programming, a special type of convex optimization problem. The method is further extended to the case when the exact amplitude of a calibration signal is unknown. By utilizing the structure of the calibration signal, it is shown that the optimal radices can be obtained by solving the formulated calibration problem via bisection algorithm. Simulation results indicate that the proposed calibration method can correct linear errors in a hypothetical 14-bit 400 MS/s pipelined ADC using only ≈1600 data samples.

[1]  Boris Murmann,et al.  System embedded ADC calibration for OFDM receivers , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Chih-Kong Ken Yang,et al.  Multilevel Power Optimization of Pipelined A/D Converters , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Jianhui Wu,et al.  Digital Background Calibration Techniques for Pipelined ADC Based on Comparator Dithering , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Bei Peng,et al.  A Virtual-ADC Digital Background Calibration Technique for Multistage A/D Conversion , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[6]  Behzad Razavi,et al.  A 12-Bit 200-MHz CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[7]  B. Razavi,et al.  A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[8]  Degang Chen,et al.  A cost-effective histogram test-based algorithm for digital calibration of high-precision pipelined ADCs , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[10]  Michael Andrew Lai,et al.  ARITHMETIC UNITS FOR A HIGH PERFORMANCE DIGITAL SIGNAL PROCESSOR , 2004 .

[11]  Ian Galton,et al.  A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction , 2009, IEEE Journal of Solid-State Circuits.

[12]  Borivoje Nikolic,et al.  Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  B. Murmann,et al.  A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..