Nb 9-Layer Fabrication Process for Superconducting Large-Scale SFQ Circuits and Its Process Evaluation

We describe the recent progress on a Nb nine-layer fabrication process for large-scale single flux quantum (SFQ) circuits. A device fabricated in this process is composed of an active layer including Josephson junctions (JJ) at the top, passive transmission line (PTL) layers in the middle, and a DC power layer at the bottom. We describe the process conditions and the fabrication equipment. We use both diagnostic chips and shift register (SR) chips to improve the fabrication process. The diagnostic chip was designed to evaluate the characteristics of basic elements such as junctions, contacts, resisters, and wiring, in addition to their defect evaluations. The SR chip was designed to evaluate defects depending on the size of the SFQ circuits. The results of a long-term evaluation of the diagnostic and SR chips showed that there was fairly good correlation between the defects of the diagnostic chips and yields of the SRs. We could obtain a yield of 100% for SRs including 70,000 JJs. These results show that considerable progress has been made in reducing the number of defects and improving reliability. key words: superconducting fabrication technology, Nb/AlOx/Nb Josephson junction, single flux quantum, planarization, shift register

[1]  M. Hidaka,et al.  Effect of photomask pattern shape for a junction counter-electrode on critical current uniformity and controllability in Nb/AlO/sub x//Nb junctions , 2005, IEEE Transactions on Applied Superconductivity.

[2]  N. Yoshikawa,et al.  Research on Effective Moat Configuration for Nb Multi-Layer Device Structure , 2009, IEEE Transactions on Applied Superconductivity.

[3]  M. Hidaka,et al.  Device Yield in Nb-Nine-Layer Circuit Fabrication Process , 2013, IEEE Transactions on Applied Superconductivity.

[4]  Shuichi Nagasawa,et al.  Characteristics of Nb/AlOx/Nb junctions fabricated in planarized multi-layer Nb SFQ circuits , 2006 .

[5]  Shuichi Nagasawa,et al.  Pattern-Size-Free Planarization for Multilayered Large-Scale SFQ Circuits , 2003 .

[6]  Yuki Yamanashi,et al.  100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process , 2010, IEICE Trans. Electron..

[7]  Shuichi Nagasawa,et al.  Nb/AlOx/Nb junctions fabricated using ECR plasma etching , 2004 .

[8]  A. Fujimaki,et al.  The Effects of a DC Power Layer in a 10-Nb-Layer Device for SFQ LSIs , 2009, IEEE Transactions on Applied Superconductivity.

[9]  S. Tahara,et al.  A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield , 1995, IEEE Transactions on Applied Superconductivity.

[10]  Shuichi Nagasawa,et al.  Development of advanced Nb process for SFQ circuits , 2004 .

[11]  N Takagi,et al.  100-GHz Single-Flux-Quantum Bit-Serial Adder Based on 10-${\rm kA/cm}^{2}$ Niobium Process , 2011, IEEE Transactions on Applied Superconductivity.

[12]  A Fujimaki,et al.  Design and Implementation of Component Circuits of an SFQ Half-Precision Floating-Point Adder Using 10-kA/cm$^{2}$ Nb Process , 2011, IEEE Transactions on Applied Superconductivity.

[13]  Shuichi Tahara,et al.  Fabrication Technology for Nb Integrated Circuits , 2001 .

[14]  Kazuyoshi Takagi,et al.  Design of single flux quantum cells for a 10-Nb-layer process , 2009 .

[15]  Kazuyoshi Takagi,et al.  Layout-Driven Skewed Clock Tree Synthesis for Superconducting SFQ Circuits , 2011, IEICE Trans. Electron..

[16]  Kazuyoshi Takagi,et al.  Automated Passive-Transmission-Line Routing Tool for Single-Flux-Quantum Circuits Based on A* Algorithm , 2010, IEICE Trans. Electron..

[17]  Kazuyoshi Takagi,et al.  New Nb multi-layer fabrication process for large-scale SFQ circuits , 2009 .

[18]  N. Yoshikawa,et al.  Planarization Process for Fabricating Multi-Layer Nb Integrated Circuits Incorporating Top Active Layer , 2009, IEEE Transactions on Applied Superconductivity.

[19]  Shuichi Nagasawa,et al.  Reliability evaluation of Nb 10 kA/cm2 fabrication process for large-scale SFQ circuits , 2005 .