Uniform Design of Multi-Peak Bandwidth Enhancement Technique for Multistage Amplifiers

A new technique for designing uniform multistage amplifiers (MAs) for high-frequency applications is introduced. The proposed method uses the multi-peak bandwidth enhancement technique while it employs identical, simple and inductorless stages. The intrinsic capacitances within transistors are exploited by the active negative feedbacks to expand the bandwidth. While all stages of the proposed MA topology are identical, the gain-bandwidth product can be extended several times. Using the proposed topology, a six-stage amplifier in TSMC 0.35-mum CMOS process was designed. Measurement results show that the gain can be varied between 16 and 44 dB within 0.7-3.2-GHz bandwidth with less than 5.2-nV /radicHz noise. Die area of the amplifier is 175 mum times 300 mum.

[1]  Renuka P. Jindal.  Gigahertz-band high-gain low-noise AGC amplifiers in fine-line NMOS , 1987 .

[2]  B. Razavi,et al.  10-Gb/s limiting amplifier and laser/modulator driver in 0.18-μm CMOS technology , 2003, IEEE J. Solid State Circuits.

[3]  Yi-Jen Chan,et al.  Bandwidth enhancement of transimpedance amplifier by a capacitive-peaking design , 1999, IEEE J. Solid State Circuits.

[4]  Aydin I. Karsilayan,et al.  Uniform Design of Multi-Peak Bandwidth Enhancement Technique for Multistage Amplifiers , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  B. Jalali,et al.  Front-end CMOS chipset for fiber-based gigabit Ethernet , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[6]  Behzad Razavi.  Design of intergrated circuits for optical communications , 2002 .

[7]  Dennis Feucht,et al.  Handbook of Analog Circuit Design , 1990 .

[8]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[9]  B. Razavi,et al.  Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..

[10]  Chao-Hsin Lu,et al.  A 2.5 Gbps CMOS optical receiver analog front-end , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[11]  M.H. Perrott,et al.  A 3.125 Gb/s limit amplifier in CMOS with 42 dB gain and 1 /spl mu/s offset compensation , 2006, IEEE Journal of Solid-State Circuits.

[12]  M. Vadipour,et al.  Capacitive feedback technique for wide-band amplifiers , 1993 .

[13]  José Silva-Martínez,et al.  Bandwidth enhancement of multi-stage amplifiers using active feedback , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[14]  Ali Hajimiri,et al.  Multi–pole bandwidth enhancement technique for trans-impedance amplifiers , 2002 .

[15]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[16]  Francesco Centurelli,et al.  A bootstrap technique for wideband amplifiers , 2002 .

[17]  Mohammed S. Ghausi,et al.  Design of analog filters : passive, active RC, and switched capacitor , 1990 .

[18]  Benjamin C. Kuo,et al.  AUTOMATIC CONTROL SYSTEMS , 1962, Universum:Technical sciences.

[19]  Stephen P. Boyd,et al.  Bandwidth extension in CMOS with optimized on-chip inductors , 2000, IEEE Journal of Solid-State Circuits.

[20]  Moon Soo Park,et al.  Low-cost AlGaAs/GaAs HBT multi-gigabit limiting amplifier packaged with a new plastic air tight cavity encapsulation process , 1998 .