An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time

An all-digital phase-locked loop (PLL) circuit in which resolution in the phase detector and digitally controlled oscillator (DCO) exactly matches the gate-delay time is presented. The pulse delay circuit is connected in a ring shape with 32 inverters (2/sup 5/ inverters). With the inverter gate-delay time as the time base, the pulse phase difference is detected simultaneously with the generation of the output clock. In this system, the phase detector and oscillator share a single ring-delay-line (RDL). This means the resolution is the same at all times, making a high-speed response possible. In a prototype integrated circuit (IC) using 0.65-/spl mu/m CMOS, the generation of a frequency multiplication clock was achieved with four reference clocks, and that of a phase-locked clock with seven reference clocks, for a high-speed response. The cell size was 1.08 /spl times/ 1.08 mm/sup 2/, and the output clock frequency had a wide range of 50 kHz/spl sim/60 MHz. The multiplication range of the clock frequency was also a very wide 4/spl sim/1022, and a high level of precision was achieved with a clock jitter standard deviation of 234 ps. This digital PLL can withstand a broad range of operating environments, from -30/spl deg/C/spl sim/140/spl deg/C, and is suitable for making a programmable clock generator on a chip.

[1]  B. Razavi.  Fully Integrated CMOS PhaseLocked Loop with 15 to 240 MHz Locking Range and 50 ps Jitter , 1996 .

[2]  Seiji Fujino,et al.  A Single Chip Automotive Control LSI Using SOI BiCDMOS , 2000 .

[3]  Yasuaki Makino,et al.  A 14-bit 12 /spl mu/V/LSB resolution A/D converter for sensors using only digital circuit with low-pass filter effect , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[4]  Seiji Fujino,et al.  A Single Chip Automotive Control LSI Using SOI Bipolar Complimentary MOS Double-Diffused MOS , 2001 .

[5]  M. Torkelson,et al.  A monolithic digital clock-generator for on-chip clocking of custom DSP's , 1996 .

[6]  Y. Serizawa,et al.  A 256 Mb SDRAM using a register-controlled digital DLL , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7]  J. Lundberg,et al.  An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[8]  Hee-Tae Ahn,et al.  A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications , 2000, IEEE Journal of Solid-State Circuits.

[9]  W.C. Lindsey,et al.  A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.

[10]  T. Frank,et al.  Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and /spl plusmn/50 ps jitter , 1995 .

[11]  Chen-Yi Lee,et al.  An all-digital phase-locked loop (ADPLL)-based clock recovery circuit , 1999, IEEE J. Solid State Circuits.

[12]  Yiu-Fai Chan,et al.  A portable digital DLL for high-speed CMOS interface circuits , 1999, IEEE J. Solid State Circuits.

[13]  Tadashi Hattori,et al.  A CMOS Time-to-Digital Converter LSI with Half-Nanosecond Resolution Using a Ring Gate Delay Line (Special Issue on ASICs for Automotive Electronics) , 1993 .