A study on fast pipelined pseudo-random number generator based on chaotic logistic map

In this paper we propose a novel design and FPGA implementation of high-speed pseudo-random number generator (PRNG) based on the pipelined processing and chaotic logistic map. An architecture of PRNG has been optimized to achieve maximum bit rate of output pseudo-random data stream. The PRNG has been examined for 16-, 32-, 48-, and 64-bit precision of arithmetic by NIST 800-22 tests performed for individual bit positions. Then, the final output data stream has been composed of selected bit positions and verified by NIST test again. The proposed architecture of PRNG has been implemented in a programmable system-on-chip device from a new Zynq family (Xilinx). Using this SoC chip with 28-nm programmable logic and dual core embedded processor we get the maximum generation rate equal to 11.2 Gbps.

[1]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[2]  Xiaomin Wang,et al.  Chaotic Keystream Generator Using Coupled NDFs with Parameter Perturbing , 2006, CANS.

[3]  Joseph Zambreno,et al.  A chaotic encryption scheme for real-time embedded systems: design and implementation , 2013, Telecommun. Syst..

[4]  Robert M. May,et al.  Simple mathematical models with very complicated dynamics , 1976, Nature.

[5]  R. Povinelli,et al.  Analyzing Logistic Map Pseudorandom Number Generators for Periodicity Induced by Finite Precision Floating-Point Representation , 2012 .

[6]  Pawel Dabal,et al.  A chaos-based pseudo-random bit generator implemented in FPGA device , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[7]  Sadasivan Puthusserypady,et al.  Self-synchronizing chaotic stream ciphers , 2008, Signal Process..

[8]  Tsin-Yuan Chang,et al.  A chaos-based pseudo random number generator using timing-based reseeding method , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  Chengyan Jiang,et al.  A Valid Algorithm of Converting Chaos Sequences to Uniformity Pseudo-random Ones , 2009, 2009 International Symposium on Information Engineering and Electronic Commerce.

[10]  D. R. Frey,et al.  Chaotic digital encoding: an approach to secure communication , 1993 .

[11]  Carroll,et al.  Synchronization in chaotic systems. , 1990, Physical review letters.

[12]  Ninan Sajeeth Philip,et al.  Chaos for Stream Cipher , 2001, ArXiv.

[13]  Zhengquan Xu,et al.  An Improved Chaos-Based Stream Cipher Algorithm and its VLSI Implementation , 2008, 2008 Fourth International Conference on Networked Computing and Advanced Information Management.

[14]  Chien-Chih Huang,et al.  A nonlinear PRNG using digitized logistic map with self-reseeding method , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[15]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[16]  Iwao Sasase,et al.  A Secret Key Cryptosystem by Iterating a Chaotic Map , 1991, EUROCRYPT.

[17]  P. Dabal,et al.  An integrated system for statistical testing of pseudo-random generators in FPGA devices , 2012, 2012 International Conference on Signals and Electronic Systems (ICSES).

[18]  Massimo Alioto,et al.  A Class of Maximum-Period Nonlinear Congruential Generators Derived From the Rényi Chaotic Map , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Claude E. Shannon,et al.  Communication theory of secrecy systems , 1949, Bell Syst. Tech. J..

[20]  Wen-Wei Lin,et al.  Randomness Enhancement Using Digitalized Modified Logistic Map , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.