Partitioning by regularity extraction

The authors present a general methodology for extracting regularity at any level of hierarchy, and explore the problem of digital system partitioning by extraction of regularity. They consider system-level partitioning to demonstrate that regularity can lead to reduced design costs. The digital system is modeled with cyclic directed graphs. A prototype system based on these ideas has been built. Some examples are discussed.<<ETX>>

[1]  Giovanni De Micheli,et al.  Partitioning of functional models of synchronous digital systems , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Alice C. Parker,et al.  CHOP: a constraint-driven system-level partitioner , 1991, 28th ACM/IEEE Design Automation Conference.

[3]  Donald E. Thomas,et al.  Architectural Partitioning for System Level Design , 1989, 26th ACM/IEEE Design Automation Conference.

[4]  K. Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, 24th ACM/IEEE Design Automation Conference.

[5]  William M. van Cleemput,et al.  Design Automation for Digital Systems , 1984, Computer.

[6]  Michael C. McFarland,et al.  Computer-Aided Partitioning of Behavioral Hardware Descriptions , 1983, 20th Design Automation Conference Proceedings.

[7]  A. J. Stone,et al.  Logic partitioning , 1966, DAC.

[8]  William P. Birmingham,et al.  The MICON System for Computer Design , 1989, 26th ACM/IEEE Design Automation Conference.