CPNoC: An Energy-Efficient Photonic Network-on-Chip

Now energy efficiency is becoming the most critical design facet for the scaling of Network-on-Chip (NoC). Different with electronic network, photonic Network-on-Chip offers natural solutions to reduce energy consumption. In this paper, we propose an energy-efficient photonic Network-on-Chip with central controller (CPNoC). Our proposed on-chip network utilizes a hybrid architecture, comprised of an optical transmission network and an electronic control network. The most important feature of our proposed network is that electronic network uses just one central controller to process and forward control messages. Thus these control messages will not suffer from high hop count to reach destination node. Central controller holds a photonic switching element (PSE) state table and controls all PSEs' switch on/off. When a new control message arrives, it sets up or tears down an optical link quickly, according to the information carried by the message. Finally, we evaluate and compare the energy efficiency and average transmission latency for 16-/64-core electronic NoC, photonic mesh NoC and CPNoC under various packet sizes. The results show that on average our proposed network can reduce at least half of network energy consumption, while keeping lower transmission latency.

[1]  Uri C. Weiser,et al.  Interconnect-power dissipation in a microprocessor , 2004, SLIP '04.

[2]  Qianfan Xu,et al.  Micrometre-scale silicon electro-optic modulator , 2005, Nature.

[3]  Wei Zhang,et al.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[4]  Lin Yang,et al.  Five-port optical router for photonic networks-on-chip. , 2011, Optics express.

[5]  Luca P. Carloni,et al.  PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[6]  A. Varga,et al.  THE OMNET++ DISCRETE EVENT SIMULATION SYSTEM , 2003 .

[7]  Luca P. Carloni,et al.  On the Design of a Photonic Network-on-Chip , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[8]  裕幸 飯田,et al.  International Technology Roadmap for Semiconductors 2003の要求清浄度について - シリコンウエハ表面と雰囲気環境に要求される清浄度, 分析方法の現状について - , 2004 .

[9]  Xinzhu Sang,et al.  Demonstration of a 5 Gb/s × 24 interchip optical interconnect system , 2012 .

[10]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[11]  Hui Chen,et al.  Cascaded Microresonator-Based Matrix Switch for Silicon On-Chip Optical Interconnection , 2009, Proceedings of the IEEE.

[12]  Wei Zhang,et al.  A Hierarchical Hybrid Optical-Electronic Network-on-Chip , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[13]  Luca P. Carloni,et al.  Circuit-Switched Memory Access in Photonic Interconnection Networks for High-Performance Embedded Computing , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.