VLSI for OFDM

This article discusses the VLSI implications of high-speed coded orthogonal frequency-division multiplexing modulation. This is achieved by looking at practical examples of the computational blocks that constitute a COFDM modem and then examining examples of COFDM chips.

[1]  Bevan M. Baas.  A 9.5 mW 330 /spl mu/sec 1024-point FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[2]  S. Whitaker,et al.  Reed-Solomon VLSI codec for advanced television , 1991, IEEE Trans. Circuits Syst. Video Technol..

[3]  M. Bickerstaff,et al.  A single chip DMT modem for high-speed WLANS , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[4]  J.A.C. Bingham,et al.  Multicarrier modulation for data transmission: an idea whose time has come , 1990, IEEE Communications Magazine.

[5]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[6]  Jacques Palicot,et al.  FDF, a 512-TAP FIR filter using a mixed temporal-frequential approach , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[7]  Shousheng He,et al.  Design and implementation of a 1024-point pipeline FFT processor , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[8]  Po Tong.  A 40-MHz encoder-decoder chip generated by a Reed-Solomon code compiler , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[9]  Yiyan Wu,et al.  COFDM: an overview , 1995, IEEE Trans. Broadcast..

[10]  Teresa H. Meng,et al.  A 1-Gb/s, four-state, sliding block Viterbi decoder , 1997, IEEE J. Solid State Circuits.

[11]  Alvin M. Despain,et al.  Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations , 1984, IEEE Transactions on Computers.

[12]  Heinrich Meyr,et al.  A 40 Mb/s soft-output Viterbi decoder , 1995 .