Providing Accountability in Heterogeneous Systems-on-Chip

When modern systems-on-chip (SoCs), containing designs from different organizations, miscompute or underperform in the field, discerning the responsible component is a non-trivial task. A perfectly accountable system is one in which the on-chip component at fault is always unambiguously detected. The achievement of accountability can be greatly aided by the collection of runtime information that captures the events in the system that led to the error. Such information collection must be fair and impartial to all parties. In this article, we prove that logging messages communicated between components from different organizations is sufficient to provide accountability, provided the logs are authentic. We then construct a solution based on this premise, with an on-chip trusted auditing system to authenticate the logs. We present a thorough design of the auditing system, and demonstrate that its performance overhead is a mere 0.49%, and its area overhead is a mere 0.194% (in a heterogeneous 48 core, 400mm2 chip). We also demonstrate the viability of this solution using three representative bugs found in popular commercial SoCs.

[1]  Ramesh Karri,et al.  Secure and Flexible Trace-Based Debugging of Systems-on-Chip , 2017, ACM Trans. Design Autom. Electr. Syst..

[2]  Bart Vermeulen Functional Debug Techniques for Embedded Systems , 2008, IEEE Design & Test of Computers.

[3]  Shahriar Mirabbasi,et al.  System-on-Chip: Reuse and Integration , 2006, Proceedings of the IEEE.

[4]  Kevin Skadron,et al.  Scaling with Design Constraints: Predicting the Future of Big Chips , 2011, IEEE Micro.

[5]  Andrey Bogdanov,et al.  PRESENT: An Ultra-Lightweight Block Cipher , 2007, CHES.

[6]  Athanasios Kakarountas,et al.  Efficient High-Performance ASIC Implementation of JPEG-LS Encoder , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[7]  Jianying Zhou,et al.  An intensive survey of fair non-repudiation protocols , 2002, Comput. Commun..

[8]  Katerina J. Argyraki,et al.  Loss and Delay Accountability for the Internet , 2007, 2007 IEEE International Conference on Network Protocols.

[9]  Yongjun Peng A parallel architecture for VLSI implementation of FFT processor , 2003, ASICON 2003.

[10]  Prabhat Mishra,et al.  Efficient trace data compression using statically selected dictionary , 2011, 29th VLSI Test Symposium.

[11]  Akashi Satoh,et al.  ASIC hardware focused comparison for hash functions MD5, RIPEMD-160, and SHS , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.

[12]  Smruti R. Sarangi,et al.  Reusing trace buffers to enhance cache performance , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[13]  Ujjwal Guin,et al.  FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs , 2016, TODE.

[14]  Smruti R. Sarangi,et al.  SecX: A Framework for Collecting Runtime Statistics for SoCs with Multiple Accelerators , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[15]  Prathmesh Kallurkar,et al.  Tejas: A java based versatile micro-architectural simulator , 2015, 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).

[16]  Nozar Tabrizi,et al.  An ASIC design and formal analysis of a novel pipelined and parallel sorting accelerator , 2008, Integr..

[17]  Panu Hämäläinen,et al.  Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[18]  Scott Shenker,et al.  An Accountability Interface for the Internet , 2007 .

[19]  Kees G. W. Goossens,et al.  Transaction-Based Communication-Centric Debug , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[20]  Smruti R. Sarangi,et al.  A survey of checker architectures , 2013, CSUR.

[21]  Miron Abramovici,et al.  Integrated circuit security: new threats and solutions , 2009, CSIIRW '09.

[22]  Wang Yang,et al.  A novel ASIC implementation of RSA algorithm , 2003, ASICON 2003.

[23]  Martin Lukasiewycz,et al.  Security in Automotive Networks , 2017, ACM Trans. Design Autom. Electr. Syst..

[24]  N. Tabrizi,et al.  An ASIC design of a novel pipelined and parallel sorting accelerator for a multiprocessor-on-a-chip , 2005, 2005 6th International Conference on ASIC.

[25]  Alberto L. Sangiovanni-Vincentelli,et al.  Security-Aware Design Methodology and Optimization for Automotive Systems , 2015, ACM Trans. Design Autom. Electr. Syst..

[26]  Smruti R. Sarangi,et al.  Managing Trace Summaries to Minimize Stalls During Postsilicon Validation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Alptekin Küpçü,et al.  Incentivized Outsourced Computation Resistant to Malicious Contractors , 2017, IEEE Transactions on Dependable and Secure Computing.