Shrinking wide compressors [BIST]

Quite often built-in self-test (BIST) designs make use of multiple-input signature registers (MISR's) to compress the test data. Normally a MISR includes a stage for every signal that it is sampling. In some applications this leads to very wide MISR's that may include several hundred stages. Wide MISR's pose problems in terms of hardware and wiring overhead. Shorter compressors are, therefore, needed. This paper investigates the problem of shrinking an MISR so that it samples multiple signals at every stage. The ultimate shrinkage occurs when only the parity of the sampled signals is compressed. This is the case when a MISR is replaced by a single-input signature register (SISR). Issues like detection probability loss, test length penalty, and fault coverage degradation are some of the disadvantages that may arise from the MISR shrinkage. Minimizing the effect of these issues is a precondition to the success of this method. >

[1]  Yervant Zorian,et al.  Programmable space compaction for BIST , 1993, FTCS-23 The Twenty-Third International Symposium on Fault-Tolerant Computing.

[2]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[3]  Jacob Savir,et al.  Layout Influences Testability , 1985, IEEE Transactions on Computers.

[4]  Yervant Zorian,et al.  Selecting programmable space compactors for BIST using genetic algorithms , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).

[5]  Paul H. Bardell,et al.  Production experience with built-in self-test in the IBM ES/9000 system , 1991, 1991, Proceedings. International Test Conference.

[6]  Dhiraj K. Pradhan,et al.  Aliasing Probability for Multiple Input Signature Analyzer , 1990, IEEE Trans. Computers.

[7]  Mark G. Karpovsky,et al.  Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.

[8]  J. Savir Improved cutting algorithm , 1990 .

[9]  Jr. Sheldon B. Akers,et al.  On a Theory of Boolean Functions , 1959 .