A 100 MS/s, 6-bit recycling two-step analog-to- digital converter (ADC) with an embedded programmable gain amplification function is designed in 0.18-mum CMOS, being suitable for use in digital video broadcasting - satellites (DVB-S). In the proposed ADC, a programmable gain amplifier (PGA), a sample-and-hold amplifier (SHA) as well as a multiplying digital-to-analog converter (MDAC) are combined and merged into a single switched-capacitor (SC) block, thus providing good savings in terms of power and silicon area implementation. The proposed embedded PGA function optimizes efficiency in A/D conversion according to the dynamic input signal requirement of the DVB-S application. Full transistor-level simulation is provided for the ADC with 35-dB SNDR and 41-dB SFDR at 100 MS/s, and the DNL and INL are within plusmn0.6 and plusmn0.5 LSB, respectively. The proposed ADC consumes only 12 mW from a 1.8-V power supply.
[1]
D.K. Su,et al.
A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC
,
2005,
IEEE Journal of Solid-State Circuits.
[2]
Behzad Razavi,et al.
Design techniques for high-speed, high-resolution comparators
,
1992
.
[3]
Behzad Razavi,et al.
A 12-b 5-Msample/s two-step CMOS A/D converter
,
1992
.
[4]
R. van de Grift,et al.
An 8-bit video ADC incorporating folding and interpolation techniques
,
1987
.
[5]
P.M. Figueiredo,et al.
A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC
,
2006,
2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.