Vlsi Architecture Of Signal Processing Chip Set For 42-inch Dc Pdp Hdtv Receiver

A signal processing chip set for 42-inch DC PDP HDTV receivers has been developed. Four kinds of signal processing LSIs are fabricated with a semi-custom LSI design and 0.35 /spl mu/m triple-metal CMOS technology. This paper describes the architecture of the LSI chip set and new circuit configurations to improve the picture quality. The chip set has enabled a practical PDP HDTV receiver to be fabricated.

[1]  K. Kobayashi,et al.  A 42-inch-diagonal HDTV plasma display , 1997, ISCE '97. Proceedings of 1997 IEEE International Symposium on Consumer Electronics (Cat. No.97TH8348).