A Method of Deriving Fault Diagnosis Inputs for Fail Safe Combinational Circuits