Motion image compression circuit using the silicon retina as active sensor

Silicon retina, modeling a biological architecture, can implement parallel operations with low power. To implement a compact, fast image-processing system, this paper describes a circuit with FPGA (field programmable gate array) and silicon retina combined together. Circuit optimization by DCT (discrete cosine transform) is proposed.