A compact threshold-voltage model of MOSFETs with stack high-k gate dielectric

In this paper, a compact threshold-voltage model is developed for stack high-k gate-dielectric MOSFET with a thin interlayer. The simulated results are in good agreement with 2-D simulations. The influences of k value of the interlayer on threshold behaviors are investigated in detail. A low-k interlayer can effectively improve the threshold-voltage behaviors. Furthermore, the ratio of low-k interlayer EOT (equivalent oxide thickness) to high-k layer EOT is optimized by considering both threshold-voltage roll-off and gate leakage current.

[1]  C. X. Li,et al.  Improved electrical properties of Ge metal-oxide-semiconductor capacitor with HfTa-based gate dielectric by using TaOxNy interlayer , 2008 .

[2]  George A. Brown,et al.  High-k gate stacks for planar, scaled CMOS integrated circuits , 2003 .

[3]  P.T. Lai,et al.  Improved Electrical Properties of Ge p-MOSFET With $ \hbox{HfO}_{2}$ Gate Dielectric by Using $\hbox{TaO}_{x} \hbox{N}_{y}$ Interlayer , 2008, IEEE Electron Device Letters.

[4]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[5]  Jinfeng Kang,et al.  Threshold voltage model for MOSFETs with high-k gate dielectrics , 2002 .

[6]  Electrical properties of HfTiON gate-dielectric metal-oxide-semiconductor capacitors with different Si-surface nitridations , 2007 .

[7]  P. T. Lai,et al.  Influence of sidewall spacer on threshold voltage of MOSFET with high-k gate dielectric , 2008, Microelectron. Reliab..

[8]  Jingping Xu,et al.  Study on electrical properties of HfTiON and HfTiO gate dielectric Ge MOS capacitors with wet-NO surface pretreatment , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[9]  P. Lai,et al.  Improved Electrical Properties of Ge p-MOSFET With HfO 2 Gate Dielectric by Using TaO x N y Interlayer , 2008 .

[10]  Ming-Ta Hsieh,et al.  MOSFET transistors fabricated with high permitivity TiO/sub 2/ dielectrics , 1997 .

[11]  P. T. Lai,et al.  Gate Leakage Properties of MOS Devices with Tri-Layer High-k Gate Dielectric , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[12]  D. Hwang,et al.  Stacked gate dielectrics with TaO for future CMOS technologies , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).