Novel test pattern generators for pseudo-exhaustive testing

Pseudo-exhaustive testing involves applying all possible input patterns to individual output cones of a circuit. The testing ensures detection of all combinational faults within individual cones. Test pattern generators based on coding theory principles are not tailored for circuit-under-test and generate inefficient pseudo-exhaustive test sets. We shall describe novel hardware efficient test pattern generators that employ knowledge of the circuit output cone structures for generating minimal test sets. Using our techniques, we have designed generators that generate minimum test sets for partitioned versions of the combinational benchmark circuits.<<ETX>>

[1]  Paul W. Rutkowski,et al.  PEST-a tool for implementing pseudo-exhaustive self test , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[2]  Jr. Jon G. Udell,et al.  Reconfigurable hardware for Pseudo-exhaustive test , 1988 .

[3]  Chien-In Henry Chen.  BISTSYN-a built-in self-test synthesizer , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[4]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[5]  George Markowsky,et al.  The Weighted Syndrome Sums Approach to VLSI Testing , 1981, IEEE Transactions on Computers.

[6]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[7]  Edward J. McCluskey.  Verification Testing - A Pseudoexhaustive Test Technique , 1984, IEEE Trans. Computers.

[8]  Edward J. McCluskey,et al.  Condensed Linear Feedback Shift Register (LFSR) Testing—A Pseudoexhaustive Test Technique , 1986, IEEE Transactions on Computers.

[9]  Spyros Tragoudas,et al.  Cost-effective LFSR synthesis for optimal pseudoexhaustive BIST test sets , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Arnold L. Rosenberg,et al.  Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing , 1983, IEEE Transactions on Computers.

[11]  Paul W. Rutkowski,et al.  PEST: A tool for implementing pseudo-exhaustive self-test , 1991, AT&T Technical Journal.

[12]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[13]  Edward J. McCluskey,et al.  Circuits for pseudoexhaustive test pattern generation , 1986, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Donald T. Tang,et al.  Exhaustive Test Pattern Generation with Constant Weight Vectors , 1983, IEEE Transactions on Computers.

[15]  F. Brglez,et al.  A neutral netlists of 10 combinational circuits and a target translator in FORTRAN , 1985 .

[16]  Donald T. Tang,et al.  Logic Test Pattern Generation Using Linear Codes , 1984, IEEE Transactions on Computers.

[17]  Melvin A. Breuer,et al.  An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing , 1993, 30th ACM/IEEE Design Automation Conference.

[18]  S. B. Akers,et al.  On the use of linear sums in exhaustive testing , 1987 .