In order to implement more advanced nonvolatile memory device, many studies have been devoted to improve program/erase speed, endurance, and retention characteristics of nitride-based SONOS flash memory. As the CMOS device size shrinks down, the oxide-nitride-oxide (ONO) multi-layer where charge storage takes place in discrete traps in the silicon nitride layer needs the optimization of thickness and material properties in order for the SONOS flash device to follow the CMOS technology development trend. However, the retention characteristics of SONOS flash memory degrade with the scaling of tunnel oxide, although the program/erase speed is enhanced with the decrease of tunnel oxide thickness. To overcome this problem, we adopted the SONOS structures with bandgap-engineered tunnel oxide layer. The bandgap- engineered SONOS flash memory provides faster erase speed and better retention characteristics than the conventional SONOS flash memory in our previous work. In order to identify the limitation of the equivalent oxide thickness (EOT) of the ultra-thin ONO barrier which replaces the single tunnel oxide layer in the conventional SONOS structures, we have controlled the EOT of the ONO barrier by the standard CMOS process and investigated their effects on the program/erase speed, memory window, and data retention characteristics of the bandgap-engineered SONOS flash memory device. As a result, the experimental data show that the ONO has a degree of freedom in the thickness of each layer but the data retention loss should be still considered. The SONOS flash memory with bandgap engineering by adopting the ONO barrier instead of single tunnel oxide layer should have a lower limit of 3 nm as the EOT for both performance and reliability.
[1]
Byung-Gook Park,et al.
Improvement on erase characteristics of SONOS flash memory by bandgap engineering of tunnel oxide
,
2009,
2009 IEEE International Integrated Reliability Workshop Final Report.
[2]
Gil Sung Lee,et al.
Charge Trapping Characteristics of SONOS Capacitors with Control Gates of Different Work Functions during Program/Erase Operations
,
2008
.
[3]
T. Mikolajick,et al.
The Future of Charge Trapping Memories
,
2007,
2007 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).
[4]
Y. Shih,et al.
BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability
,
2005,
IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[5]
Chih-Yuan Lu,et al.
A temperature accelerated model for high state retention loss of nitride storage flash memory
,
2004,
IEEE International Integrated Reliability Workshop Final Report, 2004.
[6]
William D. Brown,et al.
Nonvolatile Semiconductor Memory Technology
,
1997
.