Dynamic Quadrant Swapping Scheme Implemented in a Post Conversion Block for I, Q Mismatch Reduction in a DQPSK Receiver

This paper presents a new dynamic quadrant swapping scheme that reduces crosstalk due to I/Q path mismatch for DQPSK receiver. The scheme reduces crosstalk by selectively transforming/swapping the I, Q components of the received symbols. The scheme's effectiveness is demonstrated by applying it to the IF digitizer part of the receiver. In the IF digitizer the incoming IF (first IF) signal is mixed and then converted to two digital signals, the I and Q signals, both at a second IF. These digital signals are then fed into a post conversion block. In this block dynamic quadrant swapping is applied, which reduces the crosstalk. Using an IF digitizer that includes two separate mixers with two separate low pass sigma-delta modulators for I and Q paths, the scheme's effectiveness is tested. Both simulation results and measured results show a significant improvement in image rejection ratio and BER, when the scheme is applied. With a SNR of 10.8 dB, at a 160.16 MHz incoming IF, and with a data rate of 36 kbps, the scheme improves the measured BER from 4.2 × 10 to 1.4 × 10- 3. At a 10 MHz incoming IF, and with a data rate of 2 kbps, the scheme improves the measured image rejection ratio from 41 dB to 65 dB and the measured BER from 1.3 × 10-3 to 0.7 × 10-3. The post conversion block is layout in 0.09 ¿m CMOS technology. It occupies an area of 0.00092 mm2, and is simpler than previous reported schemes. The IF digitizer is fabricated in 0.35 ¿m CMOS technology.

[1]  Kong-Pang Pun,et al.  A quadrature sampling scheme with improved image rejection for complex-IF receivers , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[2]  K. Philips,et al.  A 10.7 MHz IF-to-baseband /spl Sigma//spl Delta/ A/D conversion system for AM/FM radio receivers , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[3]  E. Vittoz,et al.  Silicon-gate CMOS frequency divider for electronic wrist watch , 1972 .

[4]  Johan H. Huijsing,et al.  A quadrature data-dependent DEM algorithm to improve image rejection of a complex ΣΔ modulator , 2001 .

[5]  C. Azeredo-Leme,et al.  The correction of frequency-dependent I/Q mismatches in quadrature receivers by adaptive signal separation , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[6]  F.E. Churchill,et al.  The Correction of I and Q Errors in a Coherent Processor , 1981, IEEE Transactions on Aerospace and Electronic Systems.

[7]  T. Burger,et al.  A 13.5mW, 185 MSample/s /spl Delta//spl Sigma/-modulator for UMTS/GSM dual-standard IF reception , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[8]  Bang-Sup Song,et al.  A Complex Image Rejection Circuit With Sign Detection Only , 2006, IEEE Journal of Solid-State Circuits.

[9]  E.J. van der Zwan,et al.  A 10.7-MHz IF-to-baseband /spl Sigma//spl Delta/ A/D conversion system for AM/FM radio receivers , 2000, IEEE Journal of Solid-State Circuits.

[10]  J.K. Cavers,et al.  Adaptive compensation for imbalance and offset losses in direct conversion transceivers , 1991, [1991 Proceedings] 41st IEEE Vehicular Technology Conference.

[11]  Li Yu,et al.  A novel adaptive mismatch cancellation system for quadrature IF radio receivers , 1999 .

[12]  G. Temes.  Delta-sigma data converters , 1994 .

[13]  I. Elahi,et al.  I/Q mismatch compensation using adaptive decorrelation in a low-IF receiver in 90-nm CMOS process , 2006, IEEE Journal of Solid-State Circuits.

[14]  F. Harris,et al.  Digital filter equalization of analog gain and phase mismatch in I-Q receivers , 1996, Proceedings of ICUPC - 5th International Conference on Universal Personal Communications.

[15]  K. Martin,et al.  On-chip image rejection in a low-if cmos receiver , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[16]  M.A.I. Elmala,et al.  Calibration of phase and gain mismatches in Weaver image-reject receiver , 2004, IEEE Journal of Solid-State Circuits.

[17]  John Dunlop,et al.  Digital Mobile Communications and the TETRA System , 1999 .

[18]  B. Leung,et al.  A 10MHz IF digitizer using a novel quadrant based swapping scheme for I, Q mismatch elimination that achieves an equivalent 65dB image rejection ratio , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[19]  A. Namdar,et al.  A 400-MHz, 12-bit, 18-mW, IF digitizer with mixer inside a sigma-delta modulator loop , 1999 .

[20]  J.P.F. Glas,et al.  Digital I/Q imbalance compensation in a low-IF receiver , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).

[21]  Chia-Liang Liu,et al.  Impacts Of I/q Imbalance On Qpsk-ofdm-qam Detection , 1998, International 1998 Conference on Consumer Electronics.

[22]  Theodore S. Rappaport,et al.  Wireless communications - principles and practice , 1996 .

[23]  J.H. Huijsing,et al.  A quadrature data-dependent DEM algorithm to improve image rejection of a complex /spl Sigma//spl Delta/ modulator , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[24]  Behzad Razavi,et al.  A 2-GHz CMOS image-reject receiver with LMS calibration , 2003, IEEE J. Solid State Circuits.

[25]  Mikko Valkama,et al.  Advanced methods for I/Q imbalance compensation in communication receivers , 2001, IEEE Trans. Signal Process..

[26]  Bang-Sup Song,et al.  A complex image rejection circuit with sign detection only , 2006, ISSCC.