MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence: Invited Paper

Despite tremendous advancement of digital IC design automation tools over the last few decades, analog IC layout is still heavily manual which is very tedious and error-prone. This paper will first review the history, challenges, and current status of analog IC layout automation. Then, we will present MAGICAL, a human-intelligence inspired, fully-automated analog IC layout system currently being developed under the DARPA IDEA program. It starts from an unannotated netlist, performs automatic layout constraint extraction and device generation, then performs placement and post-placement optimization, followed by routing to obtain the final GDSII layout. Various analytical, heuristic, and machine learning algorithms will be discussed. MAGICAL has obtained promising preliminary results. We will conclude the paper with further discussions on challenges and future directions for fully-automated analog IC layout.

[1]  Sachin S. Sapatnekar,et al.  INVITED: ALIGN – Open-Source Analog Layout Automation from the Ground Up , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[2]  Ulf Schlichtmann,et al.  Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions , 2008, ICCAD 2008.

[3]  Aili Wang,et al.  A 9-bit Resistor-Based All-Digital Temperature Sensor with a SAR-Quantization Embedded Differential Low-Pass Filter in 65nm CMOS Consuming 57pJ with a 2.5 μs Conversion Time , 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC).

[4]  Martin D. F. Wong,et al.  Cpp-Taskflow: Fast Task-Based Parallel Programming Using Modern C++ , 2019, 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS).

[5]  J. Litsios,et al.  ILAC: an automated layout tool for analog CMOS circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[6]  Evangeline F. Y. Young,et al.  Detailed routing by sparse grid graph and minimum-area-captured path search , 2019, ASP-DAC.

[7]  Praveen Kumar Sharma,et al.  A 6-b, 800-MS/s, 3.62-mW Nyquist Rate AC-Coupled VCO-Based ADC in 65-nm CMOS , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Tsung-Yi Ho,et al.  Analog layout synthesis with knowledge mining , 2015, 2015 European Conference on Circuit Theory and Design (ECCTD).

[9]  Yao-Wen Chang,et al.  Analog Placement Based on Symmetry-Island Formulation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Nan Sun,et al.  Hierarchical and Analytical Placement Techniques for High-Performance Analog Circuits , 2017, ISPD.

[11]  Yao-Wen Chang,et al.  NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Yao-Wen Chang,et al.  Layout-dependent-effects-aware analytical analog placement , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[13]  Georges Gielen,et al.  A performance-driven placement tool for analog integrated circuits , 1995 .

[14]  Evangeline F. Y. Young,et al.  Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Nuno Horta,et al.  LAYGEN II—Automatic Layout Generation of Analog Integrated Circuits , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Georges Gielen,et al.  Analog layout generation for performance and manufacturability , 1999 .

[17]  Thomas Lengauer,et al.  Algorithmic Aspects of One-Dimensional Layout Compaction , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Rob A. Rutenbar,et al.  KOAN/ANAGRAM II: new tools for device-level analog placement and routing , 1991 .

[19]  Mark Po-Hung Lin,et al.  Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Muhammet Mustafa Ozdal,et al.  An Algorithmic Study of Exact Route Matching for Integrated Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Andrew B. Kahng,et al.  INVITED: Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[22]  Qiang Gao,et al.  Analog circuit shielding routing algorithm based on net classification , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[23]  Nan Sun,et al.  A 0.029MM2 17-FJ/Conv.-Step CT $\Delta\Sigma$ ADC with 2nd-Order Noise-Shaping SAR Quantizer , 2018, 2018 IEEE Symposium on VLSI Circuits.

[24]  Nan Sun,et al.  Device Layer-Aware Analytical Placement for Analog Circuits , 2019, ISPD.

[25]  Nan Sun,et al.  WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[26]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[27]  David Z. Pan,et al.  Analog Placement Constraint Extraction and Exploration with the Application to Layout Retargeting , 2018, ISPD.

[28]  Andrew B. Kahng,et al.  TritonRoute: An Initial Detailed Router for Advanced VLSI Technologies , 2018, 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[29]  Nan Sun,et al.  GeniusRoute: A New Analog Routing Paradigm Using Generative Neural Network Guidance , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[30]  Nuno Horta,et al.  Electromigration-aware and IR-Drop avoidance routing in analog multiport terminal structures , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[31]  Kun Lu,et al.  Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Nan Sun,et al.  A 1.5fJ/conv-step 10b 100kS/s SAR ADC with gain-boosted dynamic comparator , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[33]  Franziska Hoffmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[34]  N. Lourengo,et al.  LAYGEN - Automatic Layout Generation of Analog ICs from Hierarchical Template Descriptions , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[35]  Kohira Yukihide,et al.  An Effective Overlap Removable Objective for Analytical Placement , 2011 .

[36]  Ulf Schlichtmann,et al.  The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[37]  Martin D. F. Wong,et al.  INVITED: Essential Building Blocks for Creating an Open-source EDA Project , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[38]  Evangeline F. Y. Young,et al.  Practical placement and routing techniques for analog circuit designs , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[39]  Muhammet Mustafa Ozdal,et al.  Algorithms for Maze Routing With Exact Matching Constraints , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.