A 900 MHz Charge Recovery Comparator With 40 fJ per Conversion

The idea of recycling part of the charge used to drive a load is well understood in digital circuits, and falls under the umbrella term of charge recovery logic (CRL). By recovering part of the charge from the load, these circuits achieve lower energy consumption with respect to static CMOS. Recently, a comparator that uses the principles of charge recovery was presented, introducing these energy advantages to the world of mixed-signal circuits. The original design has a maximum operating frequency of 1 kHz, and thus is limited to niche applications. In this work, an improved charge recovery comparator is introduced, operating at up to 900 MHz. Post-layout simulations in 65 nm technology show an energy consumption of 40 fJ per conversion, and an input offset voltage of 32 mV.

[1]  V.S. Sathe,et al.  Energy-Efficient GHz-Class Charge-Recovery Logic , 2007, IEEE Journal of Solid-State Circuits.

[2]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[3]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[4]  Suhwan Kim,et al.  Charge-recovery computing on silicon , 2005, IEEE Transactions on Computers.

[5]  Vojin G. Oklobdzija,et al.  Pass-transistor adiabatic logic using single power-clock supply , 1997 .

[6]  Guangbing Chen,et al.  High-speed low-power and low-power supply voltage dynamic comparator , 2015 .

[7]  T.W. Matthews,et al.  A simulation method for accurately determining DC and dynamic offsets in comparators , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[8]  Baris Taskin,et al.  Charge recovery implementation of an analog comparator: Initial results , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[9]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[10]  Suhwan Kim,et al.  True single-phase adiabatic circuitry , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Horst Zimmermann,et al.  Low-power 600 MHz comparator for 0.5 V supply voltage in 0.12 [micro sign]m CMOS , 2007 .

[12]  Yue Lu,et al.  A multi-GHz area-efficient comparator with dynamic offset cancellation , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[13]  Christina Kluge.  Adiabatic Logic Future Trend And System Level Perspective , 2016 .

[14]  M.C. Papaefthymiou,et al.  Resonant clock generator for single-phase adiabatic systems , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).