Synchronous double reference frame PLL applied to a unified power quality conditioner

This paper presents a positive sequence voltage detector based on a new "synchronous double reference frame PLL" (SDRF-PLL). This PLL exhibits a fast, precise and robust behavior under unbalanced utility conditions. When amplitude and phase of the positive sequence source voltage are known, various compensation strategies are feasible for the control of the unified power quality conditioner. Four suitable control strategies are shown. The performance of the proposed SDRF-PLL is verified by means of its application in the control of a unified power quality conditioner. In this paper, an analytical study and a verification by simulation are conducted.

[1]  K. Nam,et al.  An instantaneous phase angle detection algorithm under unbalanced line voltage condition , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[2]  Arindam Ghosh,et al.  A New Algorithm for the Generation of Reference Voltages of a DVR Using the Method of Instantaneous Symmetrical Components , 2001 .

[3]  Math Bollen.  Comparing voltage dip survey results , 2002, 2002 IEEE Power Engineering Society Winter Meeting. Conference Proceedings (Cat. No.02CH37309).

[4]  Math Bollen,et al.  Characterization of three-phase unbalanced dips (as easy as one-two-three?) , 2000, Ninth International Conference on Harmonics and Quality of Power. Proceedings (Cat. No.00EX441).

[5]  Hirofumi Akagi,et al.  The unified power quality conditioner: the integration of series- and shunt-active filters , 1998 .

[6]  Se-Kyo Chung,et al.  A phase tracking system for three phase utility interface inverters , 2000 .