A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, Performance and Energy Dissipation

Dynamic CMOS gates are widely used in high performance circuits even though they are less noise tolerant than their static CMOS counterparts. In the literature, several techniques are known that enhance the noise-tolerance but sacrifice speed performances and energy dissipation. This paper presents a new technique for increasing the noise tolerance of dynamic CMOS gate minimizing speed and energy penalties. A wide comparison with previous techniques has been carried out. When the STMicroelectronics CMOS 90nm-1V technology is used, the proposed design technique exhibits the highest level of noise robustness (718mV). Moreover, at a parity of the noise-robustness, it achieves an energy-delay product (EDP) up to 54% lower than previous proposals.

[1]  Jae-Joon Kim,et al.  A leakage tolerant high fan-in dynamic circuit design technique , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[2]  K. L. Shepard,et al.  Noise in deep submicron digital design , 1996, ICCAD 1996.

[3]  Sung-Mo Kang,et al.  Skew-tolerant high-speed (STHS) domino logic , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[4]  Manoj Sachdev,et al.  A leakage tolerant energy efficient wide domino circuit technique , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[5]  A. Peiravi,et al.  A new leakage-tolerant design for high fan-in domino circuits , 2004, Proceedings. The 16th International Conference on Microelectronics, 2004. ICM 2004..

[6]  Atila Alvandpour,et al.  A 130-nm 6-GHz 256 /spl times/ 32 bit leakage-tolerant register file , 2002 .

[7]  Kaushik Roy,et al.  Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  F. Mendoza-Hernandez,et al.  Noise-tolerance improvement in dynamic CMOS logic circuits , 2006 .

[9]  Anantha Chandrakasan,et al.  Issues in Dynamic Logic Design , 2001 .

[10]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[11]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[12]  Atila Alvandpour,et al.  A sub-130-nm conditional keeper technique , 2002, IEEE J. Solid State Circuits.

[13]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[14]  Kenneth L. Shepard.  Design methodologies for noise in digital integrated circuits , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).