Low power CMOS digital design for multimedia processors

Low-power, high-speed CMOS circuit design by means of supply-voltage (V/sub DD/) and threshold-voltage (V/sub TH/) control is presented. Recent research achievements of MTCMOS and VTCMOS are described. Clustered voltage scaling to lower V/sub DD/ for non-critical circuits is discussed. Design examples such as an MPEG-4 codec LSI are presented. Circuit designers can control V/sub DD/ and V/sub TH/ as objectives of design optimization. As a result, active power can be reduced to below half, while static power and chip throughput are maintained.

[1]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999 .

[2]  Tadahiro Kuroda,et al.  Overview of low-power ULSI circuit techniques , 1999 .

[3]  Takashi Ishikawa,et al.  Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  T. Fujita,et al.  Substrate noise influence on circuit performance in variable threshold-voltage scheme , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[5]  T. Fujita,et al.  A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme with 95%-efficiency DC-DC converter for MPEG-4 codec , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[7]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[8]  T. Sakurai,et al.  Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[9]  H. Momose,et al.  A 60 mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[10]  Hiroshi Kawaguchi,et al.  FP 12.4: A CMOS Scheme for 0.5V Supply Voltage with Pico-Ampere Standby Current , 1998 .

[11]  H. Hara,et al.  50% active-power saving without speed degradation using standby power reduction (SPR) circuit , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[12]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[13]  Dimitri Antoniadis,et al.  Impact of using adaptive body bias to compensate die-to-die Vt variation on within-die Vt variation , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[14]  Tadahiro Kuroda,et al.  A high-speed low-power 0.3 /spl mu/m CMOS gate array with variable threshold voltage (VT) scheme , 1996, Proceedings of Custom Integrated Circuits Conference.

[15]  T. Sakurai,et al.  A CMOS scheme for 0.5 V supply voltage with pico-ampere standby current , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[16]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[17]  H. Arakida,et al.  A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[18]  Kimiyoshi Usami,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1998 .