Probabilistic theory for semi-blind oversampling burst-mode clock and data recovery circuits

We develop a unified probabilistic theory for phase-locked clock and data recovery circuits (CDRs), CDRs based on N×-oversampling techniques in either the time- or space domain, and burst-mode CDRs built from oversampling CDRs. This theory quantitatively explains the performance of these circuits in terms of the bit error rate.