A Practical, Hardware Friendly MMSE Detector for MIMO-OFDM-Based Systems

Design and implementation of a highly optimized MIMO (multiple-input multiple-output) detector requires cooptimization of the algorithm with the underlying hardware architecture. Special attention must be paid to application requirements such as throughput, latency, and resource constraints. In this work, we focus on a highly optimized matrix inversion free MMSE (minimum mean square error) MIMO detector implementation. The work has resulted in a real-time field-programmable gate array-based implementation (FPGA-) on a Xilinx Virtex-2 6000 using only 9003 logic slices, 66 multipliers, and 24 Block RAMs (less than 33% of the overall resources of this part). The design delivers over 420 Mbps sustained throughput with a small 2.77-microsecond latency. The designed linear MMSE MIMO detector is capable of complying with the proposed IEEE 802.11n standard.

[1]  Andreas Peter Burg,et al.  A 50 Mbps 4/spl times/4 maximum likelihood decoder for multiple-input multiple-output systems with QPSK modulation , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[2]  A. Burg,et al.  VLSI implementation of MIMO detection using the sphere decoding algorithm , 2005, IEEE Journal of Solid-State Circuits.

[3]  Babak Hassibi,et al.  An efficient square-root algorithm for BLAST , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[4]  Zhan Guo,et al.  A low-complexity VLSI architecture for square root MIMO detection , 2003 .

[5]  Zhan Guo,et al.  A VLSI architecture of the Schnorr-Euchner decoder for MIMO systems , 2004, Proceedings of the IEEE 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication (IEEE Cat. No.04EX710).

[6]  Paola Bisaglia,et al.  Simplified soft-output demapper for binary interleaved COFDM with application to HIPERLAN/2 , 2002, 2002 IEEE International Conference on Communications. Conference Proceedings. ICC 2002 (Cat. No.02CH37333).

[7]  M. J. Gans,et al.  On Limits of Wireless Communications in a Fading Environment when Using Multiple Antennas , 1998, Wirel. Pers. Commun..

[8]  Babak Daneshrad,et al.  A real time 4×4 MIMO-OFDM SDR for wireless networking research , 2007, 2007 15th European Signal Processing Conference.

[9]  Viktor Öwall,et al.  A scalable pipelined complex valued matrix inversion architecture , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Wai Ho Mow,et al.  A VLSI architecture of a K-best lattice decoding algorithm for MIMO channels , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[11]  V. Erceg,et al.  TGn Channel Models , 2004 .

[12]  J.R. Cavallaro,et al.  Complexity Analysis of MMSE Detector Architectures for MIMO OFDM Systems , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..

[13]  Reinaldo A. Valenzuela,et al.  V-BLAST: an architecture for realizing very high data rates over the rich-scattering wireless channel , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[14]  Andreas Peter Burg,et al.  VLSI Implementation of a High-Speed Iterative Sorted MMSE QR Decomposition , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[15]  Sébastien Roy,et al.  An efficient regular matrix inversion circuit architecture for MIMO processing , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[16]  Keshab K. Parhi,et al.  A 100 MHz pipelined RLS adaptive filter , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.

[17]  Emre Telatar,et al.  Capacity of Multi-antenna Gaussian Channels , 1999, Eur. Trans. Telecommun..

[18]  Dirk Wübben,et al.  Reduced complexity MMSE detection for BLAST architectures , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[19]  C.M. Rader,et al.  MUSE-a systolic array for adaptive nulling with 64 degrees of freedom, using Givens transformations and wafer scale integration , 1990, [1992] Proceedings of the International Conference on Application Specific Array Processors.

[20]  M.R.G. Butler,et al.  Low complexity receiver design for MIMO bit-interleaved coded modulation , 2004, Eighth IEEE International Symposium on Spread Spectrum Techniques and Applications - Programme and Book of Abstracts (IEEE Cat. No.04TH8738).

[21]  A.J. Paulraj,et al.  Space-time processing for wireless communications , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[22]  Joseph R. Cavallaro,et al.  FPGA Implementation of Matrix Inversion Using QRD-RLS Algorithm , 2005, Conference Record of the Thirty-Ninth Asilomar Conference onSignals, Systems and Computers, 2005..

[23]  Helmut Bölcskei,et al.  An overview of MIMO communications - a key to gigabit wireless , 2004, Proceedings of the IEEE.