On Multistage Interconnection Networks with Small Clock Cycles

In packet switching using multistage interconnection networks (MIN's), it is generally assumed that the packet movements successively propagate from the last stage to the first stage in one network cycle. Ding and Bhuyan (1994), however, have shown that the network performance can be significantly improved if the packet movements are confined within each pair of adjacent stages using small clock cycles. In this short note, we present a model for estimating the performance of multibuffered MIN's employing the approach. Using the model, the relative effectiveness of the approach is identified compared to the traditional design. >

[1]  Leonard Kleinrock,et al.  Performance analysis of finite-buffered multistage interconnection networks with a general traffic pattern , 1991, SIGMETRICS '91.

[2]  Kyungsook Y. Lee,et al.  Performance Analysis of Multibuffered Packet-Switching Networks in Multiprocessor Systems , 1990, IEEE Trans. Computers.

[3]  Laxmi N. Bhuyan,et al.  Finite Buffer Analysis of Multistage Interconnection Networks , 1994, IEEE Trans. Computers.

[4]  Cauligi S. Raghavendra,et al.  Performance Analysis of a Redundant-Path Interconnection Network , 1985, International Conference on Parallel Processing.

[5]  Erwin P. Rathgeb,et al.  Performance analysis of buffered Banyan networks , 1991, IEEE Trans. Commun..

[6]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[7]  J. Little.  A Proof for the Queuing Formula: L = λW , 1961 .

[8]  Gurindar S. Sohi,et al.  Using Feedback To Control Tree Saturation In Multistage Interconnection Networks* , 1989, The 16th Annual International Symposium on Computer Architecture.

[9]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[10]  C. Y. Roger Chen,et al.  Performance analysis of single-buffered multistage interconnection networks , 1991, Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing.

[11]  Yih-Chyun Jenq,et al.  Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network , 1983, IEEE J. Sel. Areas Commun..

[12]  Hee Yong Youn,et al.  Performance analysis of finite buffered multistage interconnection networks , 1992, Proceedings Supercomputing '92.

[13]  Daniel M. Dias,et al.  Analysis and Simulation of Buffered Delta Networks , 1981, IEEE Transactions on Computers.

[14]  Hee Yong Youn,et al.  Local hot spot control with bypassing for multistage interconnection networks , 1991, [Proceedings] 1991 Symposium on Applied Computing.

[15]  Jonathan S. Turner.  Design of an integrated services packet network , 1985, SIGCOMM 1985.

[16]  Manoj Kumar,et al.  Performance of Unbuffered Shuffle-Exchange Networks , 1986, IEEE Transactions on Computers.