Analysis of VCO Phase Noise in Charge-Pump Phase-Locked Loops

This paper presents a phase noise analysis of charge-pump phase-locked-loops. Fundamental results from the theory of discrete-time systems are employed to derive closed-form expressions of noise transfer functions and design guidelines. The proposed expressions allows predicting the PLL in-band noise and spurs induced by VCO internal white and flicker noise sources and by external interferences coupled to VCO most sensitive nodes. To verify the correctness of the presented theoretical results, a simulation method is developed, which takes into account the time-varying nonlinear characteristics of the VCO and which is much more efficient than transistor-level noise simulations.

[1]  R. Saletti,et al.  A 1/f/sup gamma / power spectrum noise sequence generator , 1988 .

[2]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[3]  Behzad Razavi,et al.  The Role of PLLs in Future Wireline Transmitters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Alper Demir,et al.  A reliable and efficient procedure for oscillator PPV computation, with phase noise macromodeling applications , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Paolo Maffezzoni,et al.  Phase-Noise Reduction in Oscillators via Small-Signal Injection , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  David Murphy,et al.  Phase Noise in LC Oscillators: A Phasor-Based Analysis of a General Result and of Loaded $Q$ , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Poras T. Balsara,et al.  Multi-clock domain analysis and modeling of all-digital frequency synthesizers , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[8]  Wouter A. Serdijn,et al.  Spectral Analysis of Phase Noise in Bipolar LC-Oscillators—Theory, Verification, and Design , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Pavan Kumar Hanumolu,et al.  Analysis of charge-pump phase-locked loops , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Salvatore Levantino,et al.  Folding of Phase Noise Spectra in Charge-Pump Phase-Locked Loops Induced by Frequency Division , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Paolo Maffezzoni,et al.  Extracting oscillators phase-sensitivity to noise perturbations , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[12]  Salvatore Levantino,et al.  Fast-switching analog PLL with finite-impulse response , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  Ahmad Mirzaei,et al.  The Spectrum of a Noisy Free-Running Oscillator Explained by Random Frequency Pulling , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  A. Mehrotra,et al.  Noise analysis of phase-locked loops , 2002 .

[15]  Pavan Kumar Hanumolu,et al.  Analysis and Design Techniques for Supply-Noise Mitigation in Phase-Locked Loops , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Franz X. Kärtner,et al.  Analysis of white and f-α noise in oscillators , 1990, Int. J. Circuit Theory Appl..

[17]  Poras T. Balsara,et al.  Recombination of Envelope and Phase Paths in Wideband Polar Transmitters , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  A. Demir,et al.  Phase noise in oscillators: a unifying theory and numerical methods for characterization , 2000 .

[19]  Vladimir Stojanovic,et al.  Discrete-Time, Linear Periodically Time-Variant Phase-Locked Loop Model for Jitter Analysis , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Alper Demir,et al.  Computing Timing Jitter From Phase Noise Spectra for Oscillators and Phase-Locked Loops With White and$1/f$Noise , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Ken Kundert,et al.  Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers , 2009 .

[22]  M. S. Keshner.  1/f noise , 1982, Proceedings of the IEEE.

[23]  Poras T. Balsara,et al.  Time-Domain Modeling of an RF All-Digital PLL , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[25]  J. W. Scott,et al.  z-domain model for discrete-time PLL's , 1988 .

[26]  I. Miller.  Probability, Random Variables, and Stochastic Processes , 1966 .

[27]  Paolo Maffezzoni,et al.  Unified Computation of Parameter Sensitivity and Signal-Injection Sensitivity in Nonlinear Oscillators , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Jürgen Kurths,et al.  Synchronization: Phase locking and frequency entrainment , 2001 .

[29]  Salvatore Levantino,et al.  Integrated Frequency Synthesizers for Wireless Systems , 2007 .

[30]  M. Perrott.  Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).