A nonlinear placement for FPGAs: The chaotic place

It is presented an analytic non-linear method for global placement of cells in circuits based on Dynamic Systems Theory, also known as Chaotic Systems. The related developed tool is called Chaotic Place. The two-dimensional structure of the cells of a circuit was obtained by the reconstruction of a Strange Attractor (Takens' Theorem). The experiment was tested in FPGAs using the “FPGA Place-and-Route Challenge” benchmarks. For comparison of results, the Half-Perimeter-Wire-Length (HPWL) was used as a metric and focus. The experiment results show a 6% reduction in wirelength, in average, when compared to the state-of-the-art placement tools for homogeneous FPGAs.

[1]  Marcel Gort,et al.  Analytical placement for heterogeneous FPGAs , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[2]  R. Mañé,et al.  On the dimension of the compact invariant sets of certain non-linear maps , 1981 .

[3]  Dante Augusto Couto Barone,et al.  Measuring the Differences between Spatial Intelligence in Different Individuals using Lyapunov Exponents , 2012, MDA.

[4]  Yao-Wen Chang,et al.  NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[6]  Chung-Kuan Cheng,et al.  ePlace-3D: Electrostatics based Placement for 3D-ICs , 2015, ISPD.

[7]  Gary William Grewal,et al.  Advancing genetic algorithm approaches to field programmable gate array placement with enhanced recombination operators , 2014, Evol. Intell..

[8]  Ali Asghar,et al.  An Improved Diffusion Based Placement Algorithm for Reducing Interconnect Demand in Congested Regions of FPGAs , 2015, Int. J. Reconfigurable Comput..

[9]  Gary William Grewal,et al.  StarPlace: A new analytic method for FPGA placement , 2011, Integr..

[10]  Yao-Wen Chang,et al.  An efficient and effective analytical placer for FPGAs , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[11]  David Z. Pan,et al.  UTPlaceF: A Routability-Driven FPGA Placer With Physical and Congestion Aware Packing , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[13]  Cristinel Ababei.  Speeding Up FPGA Placement via Partitioning and Multithreading , 2009, Int. J. Reconfigurable Comput..