A Low Energy and High Performance ${\rm DM}^{2}$ Adder

A novel Dual Mode Square (DM2) adder is proposed. The DM2 adder achieves low energy, high performance and small area by combining two independent techniques recently proposed by the authors: dual-mode logic (DML) and dual-mode addition (DMADD). DML is a special gate topology that allows on-the-fly adaptation of the gates to real time system requirements, and also shows a wide energy-performance tradeoff. DMADD is probability based circuit architecture with a wide energy-performance tradeoff; however its utilization in a pipelined processor requires multi-cycle operation in some cases. We show how DML circuits avoid this requirement, and thus make it possible to transparently plug-in the DM2 adder and derive full benefits from the DMADD. Previous work showed that the DMADD can lead to energy savings of up to 50% at the same clock cycle, compared to conventional CMOS solutions. Simulation results in a 40 nm standard process shows that the proposed DM2 approach achieves additional energy savings of 27% to 36% for 64-bit and 32-bit adders, respectively, compared to DMADD.

[1]  Yici Cai,et al.  An Effective Gated Clock Tree Design Based on Activity and Register Aware Placement , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Kaushik Roy,et al.  Low-Power CMOS VLSI Circuit Design , 2000 .

[3]  Bart R. Zeydel,et al.  Energy optimization of pipelined digital systems using circuit sizing and supply scaling , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Kenneth C. Yeager.  The Mips R10000 superscalar microprocessor , 1996, IEEE Micro.

[5]  Israel Koren,et al.  A low energy dual-mode adder , 2014, Comput. Electr. Eng..

[6]  Hui Zhang,et al.  Low-swing interconnect interface circuits , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[7]  Alexander Fish,et al.  Low voltage dual mode logic: Model analysis and parameter extraction , 2013, Microelectron. J..

[8]  S. S. Salankar,et al.  Clock gating — A power optimizing technique for VLSI circuits , 2011, 2011 Annual IEEE India Conference.

[9]  Meeta Sharma Gupta,et al.  System level analysis of fast, per-core DVFS using on-chip switching regulators , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[10]  Bart R. Zeydel,et al.  Energy-Efficient Design Methodologies: High-Performance VLSI Adders , 2010, IEEE Journal of Solid-State Circuits.

[11]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[12]  David Blaauw,et al.  A robust edge encoding technique for energy-efficient multi-cycle interconnect , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[13]  Alexander Fish,et al.  Subthreshold Dual Mode Logic , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Alexander Fish,et al.  Logical Effort for CMOS-Based Dual Mode Logic Gates , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  David Bol.  Robust and Energy-Efficient Ultra-Low-Voltage Circuit Design under Timing Constraints in 65/45 nm CMOS , 2011 .

[16]  Wayne Luk,et al.  The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays , 2004, FPL.

[17]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[18]  Alexander Fish,et al.  High speed Dual Mode Logic Carry Look Ahead Adder , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[19]  Alexander Fish,et al.  Dual Mode Logic—Design for Energy Efficiency and High Performance , 2013, IEEE Access.

[20]  Massimo Alioto,et al.  Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.