Direct Evaluation of Gate Line Edge Roughness Impact on Extension Profiles in Sub-50-nm n-MOSFETs

In this paper, the impact of gate line edge roughness (LER) on two-dimensional carrier profiles in sub-50-nm n-MOSFETs was directly evaluated. Using scanning tunneling microscopy (STM), it was clearly observed that the roughness of extension edges induced by gate LER strongly depended on the implanted dose, pockets, and coimplantations. Impurity diffusion suppressed by a nitrogen (N) coimplant enhanced the roughness of the extension edges, which caused fluctuations in the device performance. The expected effect based on the carrier profiles measured by STM of the N coimplant on the electrical performance of the n-MOSFETs was verified

[1]  T. Aoyama,et al.  Anomalous diffusion in the extension region of nanoscale MOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[2]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[3]  H. Fukutome,et al.  Two-dimensional characterization of carrier concentration in metal-oxide-semiconductor field-effect transistors with the use of scanning tunneling microscopy , 2004 .

[4]  J. Bokor,et al.  A simulation study of gate line edge roughness effects on doping profiles of short-channel MOSFET devices , 2004, IEEE Transactions on Electron Devices.

[5]  H. Nakao,et al.  Fluorine implantation impact in extension region on the electrical performance of sub-50nm P-MOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[6]  J.C.S. Woo,et al.  TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling , 2004, IEEE Transactions on Semiconductor Manufacturing.

[7]  Kurt G. Ronse,et al.  Influence of gate patterning on line edge roughness , 2003 .

[8]  W. Sansen,et al.  Line edge roughness: characterization, modeling and impact on device behavior , 2002, Digest. International Electron Devices Meeting,.

[9]  T. Linton,et al.  Determination of the line edge roughness specification for 34 nm devices , 2002, Digest. International Electron Devices Meeting,.

[10]  C.H. Diaz,et al.  An experimentally validated analytical model for gate line-edge roughness (LER) effects on technology scaling , 2001, IEEE Electron Device Letters.

[11]  M. Hane,et al.  Atomistic 3D process/device simulation considering gate line-edge roughness and poly-Si random crystal orientation effects [MOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.