A Carrier Aggregation Transmitter Front End for 5-GHz WLAN 802.11ax Application in 40-nm CMOS

Carrier aggregation will be a key feature of the emerging 802.11ax system to boost data rate. Voltage-controlled oscillator (VCO) pulling and crosstalk between RF channels are two main problems related to carrier aggregation, which introduce severe impacts on adjacent channel leakage ratio (ACLR) and error vector magnitude (EVM). To address these two problems, high isolation between transmitter channels is required, but may not be realizable in some practical cases due to the constraint of the layout. This article presents a transmitter front end that can support two-carrier aggregation for 802.11ax without high on-chip isolation. The proposed transmitter front end employs a parallel direct conversion and double conversion configuration, and two carriers are combined before the power amplifier (PA). In this way, the intrinsic problems of VCO pulling and crosstalk can be mitigated. The proposed transmitter front end was implemented in a 40-nm CMOS technology. For contiguous intraband carrier aggregation with VHT80, MCS9 signals [80-MHz bandwidth, 256-quadrature amplitude modulation (QAM), and 11.25-dB peak-to-average power ratio (PAPR)], the transmitter front end delivers an average output power of 5.3 + 4.8 dBm for two carriers with an EVM of ≤−32 dB, and the EVM can reach −36.1 dB.

[1]  Behzad Razavi.  Mutual Injection Pulling Between Oscillators , 2006, IEEE Custom Integrated Circuits Conference 2006.

[2]  Chester Sungchung Park,et al.  Carrier aggregation for LTE-advanced: design challenges of terminals , 2013, IEEE Communications Magazine.

[3]  Yi Lu,et al.  7.1 An 802.11ac dual-band reconfigurable transceiver supporting up to four VHT80 spatial streams with 116fsrms-jitter frequency synthesizer and integrated LNA/PA delivering 256QAM 19dBm per stream achieving 1.733Gb/s PHY rate , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[4]  Ahmad Mirzaei,et al.  Analysis of Direct-Conversion IQ Transmitters With 25% Duty-Cycle Passive Mixers , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Xin He,et al.  A Low-Power, Low-EVM, SAW-Less WCDMA Transmitter Using Direct Quadrature Voltage Modulation , 2009, IEEE Journal of Solid-State Circuits.

[6]  Chirn Chye Boon,et al.  A Fully Integrated Class-J GaN MMIC Power Amplifier for 5-GHz WLAN 802.11ax Application , 2018, IEEE Microwave and Wireless Components Letters.

[7]  Huei Wang,et al.  A 2–40 GHz Active Balun Using 0.13 $\mu{\rm m}$ CMOS Process , 2009 .

[8]  Wenhua Chen,et al.  Transmitter Architecture for CA: Carrier Aggregation in LTE-Advanced Systems , 2013, IEEE Microwave Magazine.

[9]  Kaixue Ma,et al.  2.5 A 2-to-6GHz Class-AB power amplifier with 28.4% PAE in 65nm CMOS supporting 256QAM , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[10]  Emre Salman,et al.  Compact substrate models for efficient noise coupling and signal isolation analysis , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[11]  Jean-Christophe Cousin,et al.  Carrier Aggregation of Three OFDM Signals Using a Single Oscillator and I/Q Modulator , 2017, IEEE Transactions on Microwave Theory and Techniques.

[12]  Xiang Yi,et al.  A 65nm CMOS carrier-aggregation transceiver for IEEE 802.11 WLAN applications , 2016, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[13]  L.E. Larson,et al.  A capacitance-compensation technique for improved linearity in CMOS class-AB power amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[14]  Makoto Arai,et al.  An 802.11ax 4×4 spectrum-efficient WLAN AP transceiver SoC supporting 1024QAM with frequency-dependent IQ calibration and integrated interference analyzer , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[15]  Chao Lu,et al.  Linearization of CMOS Broadband Power Amplifiers Through Combined Multigated Transistors and Capacitance Compensation , 2007, IEEE Transactions on Microwave Theory and Techniques.

[16]  Apostolos Georgiadis,et al.  Gain, phase imbalance, and phase noise effects on error vector magnitude , 2004, IEEE Transactions on Vehicular Technology.

[17]  Huei Wang,et al.  A 2–40 GHz Active Balun Using 0.13 $\mu{\rm m}$ CMOS Process , 2009, IEEE Microwave and Wireless Components Letters.

[18]  Arnaldo S. R. Oliveira,et al.  High performance microwave point-to-point link for 5G backhaul with flexible spectrum aggregation , 2015, 2015 IEEE MTT-S International Microwave Symposium.

[19]  Ahmad Mirzaei,et al.  A Rel-12 2G/3G/LTE-Advanced 2CC Transmitter , 2015, IEEE Journal of Solid-State Circuits.

[20]  Ahmad Mirzaei,et al.  Mutual Pulling Between Two Oscillators , 2014, IEEE Journal of Solid-State Circuits.

[21]  Gabriel M. Rebeiz,et al.  ${W}$ -Band Direct-Modulation >20-Gb/s Transmit and Receive Building Blocks in 32-nm SOI CMOS , 2017, IEEE Journal of Solid-State Circuits.

[22]  Behzad Razavi,et al.  Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.

[23]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.