NBTI in Replacement Metal Gate SiGe core FinFETs: Impact of Ge concentration, fin width, fin rotation and interface passivation by high pressure anneals

We report a broad study of Negative Bias Temperature Instability (NBTI) in Replacement Metal Gate (RMG) SiGe core FinFETs, focusing on the impact of Ge concentration, fin width, fin side-wall orientation, and interface passivation by high pressure anneals (HPA). We focus on Si-cap-free gate stacks, which offer simplified FinFET integration. Direct oxidation of SiGe yields poor interface quality, which can be restored by HPA. Despite a wide distribution of defect levels in the interfacial layer due to Ge suboxide formation, SiGe reliability still benefits from a reduced bulk oxide trapping thanks to favorable energy decoupling of channel carriers to dielectric defect levels. Reduced NBTI is observed in narrow fins, thanks to a reduced oxide electric field. Fin rotation does not improve NBTI in SiGe fins, while some improvement, particularly of the near-interface degradation, was obtained by HPA. Our results show that Si-cap-free RMG SiGe gate stacks with properly optimized HPA can offer a simplified FinFET integration, with a limited reliability penalty compared to best-in-class Si-passivated SiGe devices.

[1]  B. Kaczer,et al.  SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices—Part I: NBTI , 2013, IEEE Transactions on Electron Devices.

[2]  M. Badaroglu,et al.  Si-cap-free SiGe p-channel FinFETs and gate-all-around transistors in a replacement metal gate process: Interface trap density reduction and performance improvement by high-pressure deuterium anneal , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[3]  A. Hikavyy,et al.  Superior NBTI reliability of SiGe channel pMOSFETs: Replacement gate, FinFETs, and impact of Body Bias , 2011, 2011 International Electron Devices Meeting.

[4]  A. Kerber,et al.  NBTI in Si0.5Ge0.5 RMG gate stacks — Effect of high-k nitridation , 2015, 2015 IEEE International Reliability Physics Symposium.

[5]  K. J. Kuhn,et al.  Considerations for Ultimate CMOS Scaling , 2012, IEEE Transactions on Electron Devices.

[6]  N. Taoka,et al.  Impact of GeOx interfacial layer thickness on Al2O3/Ge MOS interface properties , 2011 .

[7]  R. Ritzenthaler,et al.  Negative Bias Temperature Instability in p-FinFETs With 45 $^{\circ}$ Substrate Rotation , 2013, IEEE Electron Device Letters.

[8]  S. Narasimha,et al.  A manufacturable dual channel (Si and SiGe) high-k metal gate CMOS technology with multiple oxides for high performance and low power applications , 2011, 2011 International Electron Devices Meeting.

[9]  B. Kaczer,et al.  Improvements of NBTI reliability in SiGe p-FETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[10]  H. Mertens,et al.  Understanding the suppressed charge trapping in relaxed- and strained-Ge/SiO2/HfO2 pMOSFETs and implications for the screening of alternative high-mobility substrate/dielectric CMOS gate stacks , 2013, 2013 IEEE International Electron Devices Meeting.

[11]  Naoto Horiguchi,et al.  NBTI in Si0.55Ge0.45 cladding p-FinFETs: Porting the superior reliability from planar to 3D architectures , 2015, 2015 IEEE International Reliability Physics Symposium.

[12]  L. Witters,et al.  Performance and reliability of high-mobility Si0.55Ge0.45 p-channel FinFETs based on epitaxial cladding of Si Fins , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[13]  Marc Heyns,et al.  The IMEC clean : A new concept for particle and metal removal on Si surfaces , 1995 .

[14]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[15]  T. Grasser,et al.  Ubiquitous relaxation in BTI stressing—New evaluation and insights , 2008, 2008 IEEE International Reliability Physics Symposium.