Digital current mode control architecture with improved performance for DC-DC converters

Designing a low cost, high performance digital controller is still a challenging work in the power electronics field. One of the keys to address this issue is to select the suitable digital control architecture. At present, voltage mode control architecture is widely used in the digital controller IC. But the unpredicted limit cycle due to the nonlinearity of ADC and DPWM is one of major issues in this architecture. This paper introduces a digital current mode control architecture which can well limit the oscillation amplitude, so that it can greatly reduce the design challenge for the digital controller IC by getting rid of the high resolution DPWM. Moreover, proposed adaptive ramp design can further improve system performance. Simulation and experiment results are presented to verify proposed ideas.

[1]  Dejan Markovic,et al.  Digital PWM control: application in voltage regulation modules , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[2]  W.P. Marnane,et al.  An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[3]  Kun Wang,et al.  High-frequency digital controller for dc-dc converters based on multi-bit /spl Sigma/-/spl Delta/ pulse-width modulation , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[4]  G. Garcea,et al.  A mixed-signal control for VRM applications , 2005, 2005 European Conference on Power Electronics and Applications.

[5]  Stéphane Bibian,et al.  High performance predictive dead-beat digital controller for DC power supplies , 2001, APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181).

[6]  Jian Li,et al.  High Resolution Digital Duty Cycle Modulation Schemes for Voltage Regulators , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[7]  D. Maksimovic,et al.  Modeling of Quantization Effects in Digitally Controlled DC–DC Converters , 2004, IEEE Transactions on Power Electronics.

[8]  D. Maksimovic,et al.  Impact of digital control in power electronics , 2004, 2004 Proceedings of the 16th International Symposium on Power Semiconductor Devices and ICs.

[9]  D. Maksimovic,et al.  Variable-frequency predictive digital current mode control , 2004, IEEE Power Electronics Letters.

[10]  Seth R. Sanders,et al.  Quantization resolution and limit cycling in digitally controlled PWM converters , 2003 .

[11]  Aleksandar Prodic,et al.  Predictive digital current programmed control , 2003 .

[12]  D. Maksimovic,et al.  Digital pulse width modulator architectures , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[13]  이광원,et al.  Switching Regulator의 설계 및 제어 , 1982 .

[14]  K. Rinne,et al.  High Resolution DPWM in a DC-DC Converter Application Using Digital Sigma-Delta Techniques , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[15]  Jian Li,et al.  Proposed DPWM Scheme with Improved Resolution for Switching Power Converters , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[16]  S. Chattopadhyay,et al.  A Digital Current-Mode Control Technique for DC–DC Converters , 2006, IEEE Transactions on Power Electronics.

[17]  Aleksandar Prodic,et al.  High-frequency digital PWM controller IC for DC-DC converters , 2003 .

[18]  Aleksandar Prodic,et al.  Design and implementation of a digital PWM controller for a high-frequency switching DC-DC power converter , 2001, IECON'01. 27th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.37243).