A high-level debug environment for communication-centric debug

A large part of a modern SOC's debug complexity resides in the interaction between the main system components. Transaction-level debug moves the abstraction level of the debug process up from the bit and cycle level to the transactions between IP blocks. In this paper we raise the debug abstraction level further, by utilising structural and temporal abstraction techniques, combined with debug data interpretation and logical communication views. The combination of these techniques and views allow us, among others, to single-step and observe the operation of the network on a per-connection basis. As an example, we show how these higher-level abstractions have been implemented in the debug environment for the AEligthereal NOC architecture and present a generic debug API, which can be used to visualise an SOC's state at the logical communication level.

[1]  Silvina Zimi Hanono B. s.  InnerView Hardware Debugger: A Logic Analysis Tool for the Virtual Wires Emulation System , 1995 .

[2]  Robert Hood,et al.  A portable debugger for parallel and distributed programs , 1994, Proceedings of Supercomputing '94.

[3]  Kees G. W. Goossens,et al.  Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[4]  Maria Beatriz Carmo,et al.  Monitoring and debugging message passing applications with MPVisualizer , 2000, Proceedings 8th Euromicro Workshop on Parallel and Distributed Processing.

[5]  Brent E. Nelson,et al.  Debug methods for hybrid CPU/FPGA systems , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[6]  Kees G. W. Goossens,et al.  Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[7]  Kees G. W. Goossens,et al.  A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification , 2005, Design, Automation and Test in Europe.

[8]  Anurag Tiwari,et al.  Hardware/software co-debugging for reconfigurable computing , 2000, Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786).

[9]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[10]  B. Vermeulen,et al.  Core-based scan architecture for silicon debug , 2002, Proceedings. International Test Conference.

[11]  E. Moerman,et al.  Debug architecture for system on chip taking full advantage of the test access port , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[12]  Kees G. W. Goossens,et al.  Transaction-Based Communication-Centric Debug , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[13]  Liu Jianhua,et al.  A debug sub-system for embedded-system co-verification , 2001, ASICON 2001. 2001 4th International Conference on ASIC Proceedings (Cat. No.01TH8549).

[14]  Kees Goossens,et al.  Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip , 2008 .

[15]  Steve Vinoski.  RISE++: a symbolic environment for scan-based testing , 1993, IEEE Design & Test of Computers.

[16]  Eileen Kraemer,et al.  The Visualization of Parallel Systems: An Overview , 1993, J. Parallel Distributed Comput..

[17]  Bart Vermeulen,et al.  Silicon debug: scan chains alone are not enough , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).