Constant Current Power Transmission Line-Based Power Delivery Network for Single-Ended Signaling

The performance of a system depends heavily on the communication speed between integrated circuits. One of the most important bottlenecks that limit the communication speed is simultaneous switching noise (SSN). A major contribution to SSN is return path discontinuities, which are caused by the change or disruption in return currents due to via transitions, aperture effects, etc. In this paper, a new concept based on power transmission line (PTL) is proposed to supply power, improve signal and power integrity, and enhance chip-to-chip communication speed. The first demonstration of constant current PTL (CCPTL)-based single-ended signaling scheme is implemented and measured. The results show that the CCPTL scheme improves the quality of the received signal in terms of voltage and timing margin.

[1]  Rao Tummala,et al.  Simultaneous switching noise suppression for high speed systems using embedded decoupling , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[2]  M. Swaminathan,et al.  Correlation of PDN impedance with jitter and voltage margin for high speed channels , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[3]  James L. Drewniak,et al.  EMI resulting from a signal via transition through DC power bus-effectiveness of focal SMT decoupling , 2000, Proceedings. Asia-Pacific Conference on Environmental Electromagnetics. CEEM'2000 (IEEE Cat. No.00EX402).

[4]  S. Guttowski,et al.  A Novel Methodology for Defining the Boundaries of Geometrical Discontinuities in Electronic Packages , 2006, 2006 Ph.D. Research in Microelectronics and Electronics.

[5]  I. Novak.  Lossy power distribution networks with thin dielectric layers and/or thin conductive layers , 2000 .

[6]  Xiao-Xiao Wang,et al.  The Influence of Power/Ground Resonance to Via's SSN Noise Coupling in Multilayer Package and Three Mitigating Ways , 2006, 2006 International Conference on Electronic Materials and Packaging.

[7]  Justin Davis,et al.  High-Speed Digital System Design , 2006, High-Speed Digital System Design.

[8]  Chia-yu Jin,et al.  Improving signal integrity by optimal design of power/ground plane stack-up structure , 2006, 2006 8th Electronics Packaging Technology Conference.

[9]  Madhavan Swaminathan,et al.  Achieving near zero SSN power delivery networks by eliminating power planes and using constant current power transmission lines , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.

[10]  Joungho Kim,et al.  Noise generation, coupling, isolation, and EM radiation in high-speed package and PCB , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  Herbert Reichl,et al.  Modeling, Quantification, and Reduction of the Impact of Uncontrolled Return Currents of Vias Transiting Multilayered Packages and Boards , 2010, IEEE Transactions on Electromagnetic Compatibility.

[12]  James L. Drewniak,et al.  EMI resulting from signal via transitions through the DC power bus , 2000, IEEE International Symposium on Electromagnetic Compatibility. Symposium Record (Cat. No.00CH37016).

[13]  Stephen H. Hall,et al.  High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices , 2000 .

[14]  P.D. Franzon,et al.  Improving Behavioral IO Buffer Modeling Based on IBIS , 2008, IEEE Transactions on Advanced Packaging.

[15]  W. John,et al.  Modeling and analysis of the return path discontinuity caused by vias using the 3-conductor model , 2003, 2003 IEEE International Symposium on Electromagnetic Compatibility, 2003. EMC '03..

[16]  Rao Tummala,et al.  Mid frequency decoupling using embedded decoupling capacitors , 2005, IEEE 14th Topical Meeting on Electrical Performance of Electronic Packaging, 2005..

[17]  Ruey-Beei Wu,et al.  Composite effects of reflections and ground bounce for signal line through a split power plane , 2001 .

[18]  M. Swaminathan,et al.  Power transmission lines: A new interconnect design to eliminate simultaneous switching noise , 2008, 2008 58th Electronic Components and Technology Conference.

[19]  Zhang Jin,et al.  Modeling of simultaneous switching noise in high speed systems , 2001, ECTC 2001.

[20]  Madhavan Swaminathan,et al.  Designing and Modeling for Power Integrity , 2010, IEEE Transactions on Electromagnetic Compatibility.

[21]  Jin Zhao,et al.  Via and return path discontinuity impact on high speed digital signal quality , 2000, IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.00TH8524).

[22]  M.M. Pajovic,et al.  Gigahertz-Range Analysis of Impedance Profile and Cavity Resonances in Multilayered PCBs , 2010, IEEE Transactions on Electromagnetic Compatibility.

[23]  Soha Hassoun,et al.  System-level comparison of power delivery design for 2D and 3D ICs , 2009, 2009 IEEE International Conference on 3D System Integration.