Observation of the Two-Sided Read Window on UTBOX SOI 1T-DRAM: Measurement Setup, Numerical and Empirical Results

This paper presents the concept and implementation of a complete 1T-DRAM memory characterization setup and analyzes the read windows of decananometer UTBOX SOI 1T-DRAM memory devices focusing on the mechanisms involved as a function of the applied gate voltage during the read operation. It will be demonstrated both experimentally and by simulation that a novel two-sided read window is possible where the two main effects present, GIDL and parasitic BJT, can be effectively accounted for in two different zones.

[1]  Jeanine Weekes Schroer,et al.  The Finite String Newsletter Abstracts of Current Literature Glisp User's Manual , 2022 .

[2]  G. Groeseneken,et al.  Origin of wide retention distribution in 1T Floating Body RAM , 2012, 2012 IEEE International SOI Conference (SOI).

[3]  S. Okhonin,et al.  New Generation of Z-RAM , 2007, 2007 IEEE International Electron Devices Meeting.

[4]  N. Collaert,et al.  Analysis of sense margin and reliability of 1T-DRAM fabricated on thin-film UTBOX substrates , 2009, 2009 IEEE International SOI Conference.

[5]  N. Collaert,et al.  The impact of back bias on the floating body effect in UTBOX SOI devices for 1T-FBRAM memory applications , 2012, 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS).

[6]  N. Collaert,et al.  Hot hole induced damage in 1T-FBRAM on bulk FinFET , 2011, 2011 International Reliability Physics Symposium.

[7]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[8]  Jin-Woo Han,et al.  Parasitic BJT Read Method for High-Performance Capacitorless 1T-DRAM Mode in Unified RAM , 2009, IEEE Electron Device Letters.

[9]  M. Aoulaiche,et al.  Temperature influence on UTBOX 1T-DRAM using GIDL for writing operation , 2012, 2012 8th International Caribbean Conference on Devices, Circuits and Systems (ICCDCS).

[10]  F. Assaderaghi,et al.  The enhancement of gate-induced-drain-leakage (GIDL) current in short-channel SOI MOSFET and its application in measuring lateral bipolar current gain beta , 1992, IEEE Electron Device Letters.

[11]  Hideo Sunami,et al.  The Role of the Trench Capacitor in DRAM Innovation , 2008, IEEE Solid-State Circuits Newsletter.

[12]  N. Sasaki,et al.  Charge pumping SOS-MOS transistor memory , 1978, 1978 International Electron Devices Meeting.