A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture

We have developed a 6b 2.7 GS/s folding ADC with on-chip background self-calibration in 90 nm CMOS technology. The ADC achieves high-speed operation of 2.7 GS/s at low power consumption of 50 mW from a 1.0 V power supply and the figure of merit (FOM) is 0.47 pJ/conversion-step. The key technique is a digital background self-calibration architecture which compensates for the large mismatch of small devices in the ADC and also corrects the ADC characteristics degradation during operation due to the drift of environmental factors such as temperature. This background calibration technique suited for multi-GHz operation is realized by two-channel ADC architecture and digital smoothing technique, which uses averaging of two comparator offsets and reconfiguration of reference connection. To minimize the power dissipation, a cascade-calibrated folding-interpolating architecture has been developed. It reduces the overall analog power of our design by 50%, compared with a conventional architecture which applies calibration only to preamplifiers. By utilizing these low-power techniques, we have successfully developed a low-power ADC with all functions including the background self-calibration control circuit.

[1]  O. Hidri,et al.  A 1.8V 1.6GS/s 8b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Chun-Cheng Huang,et al.  A background comparator calibration technique for flash analog-to-digital converters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Ying-Hsi Lin,et al.  A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[4]  Hui Pan,et al.  Spatial filtering in flash A/D converters , 2003 .

[5]  Jungeun Lee,et al.  A 6-bit 5-GSample/s Nyquist A/D converter in 65nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[6]  Shouli Yan,et al.  A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  T. Miki,et al.  A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[8]  K. Kattmann,et al.  A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  T. Kumamoto,et al.  A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[10]  R. J. van de Plassche,et al.  An 80 MHz 80 mW 8-b CMOS A/D converter with distributed T/H preprocessing , 1996 .

[11]  B. Larivee,et al.  A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[12]  Un-Ku Moon,et al.  Background calibration techniques for multistage pipelined ADCs with digital redundancy , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[13]  D. Draxelmayr,et al.  A 6b 600MHz 10mW ADC array in digital 90nm CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[14]  Un-Ku Moon,et al.  "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[15]  M.-J.E. Lee,et al.  A 90 mW 4 Gb/s equalized I/O circuit with input offset cancellation , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[16]  Yuji Nakajima,et al.  A self-background calibrated 6b 2.7GS/s ADC with cascade-calibrated folding-interpolating architecture , 2009, 2009 Symposium on VLSI Circuits.

[17]  Pedro M. Figueiredo,et al.  Averaging technique in flash analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  K. Bult,et al.  A 170 mW 10 b 50 Msample/s CMOS ADC in 1 mm/sup 2/ , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[19]  S. Rauch.  The statistics of NBTI-induced V/sub T/ and /spl beta/ mismatch shifts in pMOSFETs , 2002 .

[20]  P.M. Figueiredo,et al.  A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[21]  Geert Van der Plas,et al.  A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[22]  R.C. Taft,et al.  A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, IEEE Journal of Solid-State Circuits.

[23]  L. Richard Carley,et al.  ADC in 45nm LP Digital CMOS , 2009 .

[24]  Kwang Young Kim,et al.  A Low Power 6-bit Flash ADC With Reference Voltage and Common-Mode Calibration , 2008, IEEE Journal of Solid-State Circuits.