Study on Expansion of Convolutional Compactors over Galois Field

Convolutional compactors offer a promising technique of compacting test responses. In this study we expand the architecture of convolutional compactor onto a Galois field in order to improve compaction ratio as well as reduce X-masking probability, namely, the probability that an error is masked by unknown values. While each scan chain is independently connected by EOR gates in the conventional arrangement, the proposed scheme treats q signals as an element over GF(2q), and the connections are configured on the same field. We show the arrangement of the proposed compactors and the equivalent expression over GF(2). We then evaluate the effectiveness of the proposed expansion in terms of X-masking probability by simulations with uniform distribution of X-values, as well as reduction of hardware overheads. Furthermore, we evaluate a multi-weight arrangement of the proposed compactors for non-uniform X distributions.

[1]  Janak H. Patel,et al.  Application of Saluja-Karpovsky compactors to test responses with many unknowns , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[2]  Yu Hu,et al.  Theoretic analysis and enhanced X-tolerance of test response compact based on convolutional code , 2005, ASP-DAC.

[3]  Nur A. Touba,et al.  Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[4]  Masayuki Arai,et al.  Analysis of error-masking and X-masking probabilities for convolutional compactors , 2005, IEEE International Conference on Test, 2005..

[5]  Huawei Li,et al.  Theoretic analysis and enhanced x-tolerance of test response compact based on convolutional code , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[6]  Sudhakar M. Reddy,et al.  Convolutional compaction of test responses , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[7]  Benoit Nadeau-Dostie,et al.  ScanBist: a multifrequency scan-based BIST method , 1994, IEEE Design & Test of Computers.

[8]  Malgorzata Marek-Sadowska,et al.  STARBIST: scan autocorrelated random pattern generation , 1997, DAC.

[9]  Steven S. Lumetta,et al.  X-tolerant signature analysis , 2004 .

[10]  Nur A. Touba,et al.  Reducing test data volume using external/LBIST hybrid test patterns , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[11]  Janak H. Patel,et al.  Reducing test application time for built-in-self-test test pattern generators , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[12]  Mark G. Karpovsky,et al.  Testing Computer Hardware through Data Compression in Space and Time , 1983, ITC.

[13]  J. P. Robinson,et al.  Space Compression Methods With Output Data Modification , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Hideo Fujiwara,et al.  Design and analysis of multiple weight linear compactors of responses containing unknown values , 2005, IEEE International Conference on Test, 2005..

[15]  H. Wunderlich,et al.  Bit-flipping BIST , 1996, ICCAD 1996.