Heterogeneous multi-core architecture with CPUs and accelerators attract many attentions since they can achieve power-efficient computing in various areas from low-power embedded processing to high-performance computing. Since the optimal architecture is different from application to applications, it is important to explore suitable architectures for different applications. In this paper, we propose an FPGA-based heterogeneous multi-core platform with custom accelerators for power-efficient computing. Our platform allows to select the most suitable accelerator according to the requirements of an application. Moreover, we optimize the number of ALUs, memory and interconnection network of the selected accelerators to increase the performance and to reduce the power consumption. Experimental results with simple media processing applications times power-efficient compared to the GPU.
[1]
N. Okumura,et al.
Design and Implementation of a Configurable Heterogeneous Multicore SoC With Nine CPUs and Two Matrix Processors
,
2008,
IEEE Journal of Solid-State Circuits.
[2]
Yasuhiro Kobayashi,et al.
Memory Allocation for Multi-Resolution Image Processing
,
2008,
IEICE Trans. Inf. Syst..
[3]
T. Kamei,et al.
Heterogeneous Multi-Core Architecture That Enables 54x AAC-LC Stereo Encoding
,
2008,
IEEE Journal of Solid-State Circuits.
[4]
Masanori Hariyama,et al.
Architecture of an FPGA-Oriented Heterogeneous Multi-core Processor with SIMD-Accelerator Cores
,
2010,
ERSA.