Extensible and Configurable Processors for System-on-Chip Design

Extensible, configurable, and reconfigurable processor cores mark the start of a new epoch for microprocessors, more suited to SoC design. In this chapter, we present four approaches to achieve higher levels of application-specific performance. Acceleration of a baseline RISC core with a reconfigurable co-processor can provide high performance with a very small amount of configuration data. VLIW DSP approach supporting efficient compiler technology provides a straightforward path for design space exploration and implementation from high-level language entry. An extensible RISC core provides application performance by incorporating new instruction into the instruction set, and finally, a run-time reconfigurable RISC core integrates the application-specific logic into the processor pipeline as a reconfigurable picoGA array

[1]  Jari Nurmi,et al.  FSEL - selective predicated execution for a configurable DSP core , 2004, IEEE Computer Society Annual Symposium on VLSI.

[2]  Andrea Lodi,et al.  A C-based algorithm development flow for a reconfigurable processor architecture , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).

[3]  Andreas Krall,et al.  XDSPCORE: a compiler-based configurable digital signal processor , 2004, IEEE Micro.

[4]  Jari Nurmi,et al.  COFFEE - a core for free , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).

[5]  Roberto Guerrieri,et al.  A VLIW processor with reconfigurable instruction set for embedded applications , 2003 .

[6]  Jari Nurmi,et al.  Reprogrammable Algorithm Accelerator IP Block , 2003, VLSI-SOC.

[7]  Steve Leibson,et al.  Configurable processors: a new era in chip design , 2005, Computer.

[8]  C. Panis,et al.  A scalable instruction buffer and align unit for xDSPcore , 2004, IEEE Journal of Solid-State Circuits.

[9]  Jari Nurmi,et al.  DSPxPlore: design space exploration methodology for an embedded DSP core , 2004, SAC '04.

[10]  Jari Nurmi,et al.  A FPGA Implementation of An Open-Source Floating-Point Computation System , 2005, 2005 International Symposium on System-on-Chip.