An Ultra-Low Voltage Level Shifter Using Revised Wilson Current Mirror for Fast and Energy-Efficient Wide-Range Voltage Conversion from Sub-Threshold to I/O Voltage

This paper presents a novel ultra-low voltage level shifter for fast and energy-efficient wide-range voltage conversion from sub-threshold to I/O voltage. By addressing the voltage drop and non-optimal feedback control in a state-of-the-art level shifter based on Wilson current mirror, the proposed level shifter with revised Wilson current mirror significantly improves the delay and power consumption while achieving a wide voltage conversion range. It also employs mixed-Vt device and device sizing aware of inverse narrow width effect to further improve the delay and power consumption. Measurement results at 0.18 μm show that compared with the Wilson current mirror based level shifter, the proposed level shifter improves the delay, switching energy and leakage power by up to 3×, 19×, 29× respectively, when converting 0.3 V to a voltage between 0.6 V and 3.3 V. More specifically, it achieves 1.03 (or 1.15) FO4 delay, 39 (or 954) fJ/transition and 160 (or 970) pW leakage power, when converting 0.3 V to 1.8 V (or 3.3 V), which is better than several state-of-the-art level shifters for similar range voltage conversion. The measurement results also show that the proposed level shifter has good delay scalability with supply voltage scaling and low sensitivity to process and temperature variations.

[1]  Yanqing Zhang,et al.  A Programmable 34 nW/Channel Sub-Threshold Signal Band Power Extractor on a Body Sensor Node SoC , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Kyoung-Hoi Koo,et al.  A new level shifter in ultra deep sub-micron for low to wide range voltage applications , 2004, IEEE International SOC Conference, 2004. Proceedings..

[3]  David Blaauw,et al.  A 470mV 2.7mW feature extraction-accelerator for micro-autonomous vehicle navigation in 28nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  David Blaauw,et al.  A 0.27V 30MHz 17.7nJ/transform 1024-pt complex FFT core with super-pipelining , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Nobutaka Kuroki,et al.  A Low-Power Level Shifter With Logic Error Correction for Extremely Low-Voltage Digital CMOS LSIs , 2012, IEEE Journal of Solid-State Circuits.

[6]  Benton H. Calhoun,et al.  A 32 b 90 nm Processor Implementing Panoptic DVS Achieving Energy Efficient Operation From Sub-Threshold to High Performance , 2014, IEEE Journal of Solid-State Circuits.

[7]  David Blaauw,et al.  FFT Core with Super-Pipelining , 2011 .

[8]  Xin Zhang,et al.  A fast and energy-efficient level shifter with wide shifting range from sub-threshold up to I/O voltage , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[9]  Kaushik Roy,et al.  Robust Level Converter for Sub-Threshold/Super-Threshold Operation:100 mV to 2.5 V , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Ankur Gupta,et al.  A Robust Level-Shifter Design for Adaptive Voltage Scaling , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[11]  Dennis Sylvester,et al.  Single stage static level shifter design for subthreshold to I/O voltage conversion , 2008, Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08).

[12]  David Blaauw,et al.  Design Methodology for Voltage-Overscaled Ultra-Low-Power Systems , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  David Blaauw,et al.  LC2: Limited contention level converter for robust wide-range voltage conversion , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[14]  Massimo Alioto,et al.  Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Stuart N. Wooters,et al.  An Energy-Efficient Subthreshold Level Converter in 130-nm CMOS , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Ulrich Rückert,et al.  A Subthreshold to Above-Threshold Level Shifter Comprising a Wilson Current Mirror , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[18]  Kaushik Roy,et al.  Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Jun Zhou,et al.  A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[20]  Yuan-Hua Chu,et al.  A Wide-Range Level Shifter Using a Modified Wilson Current Mirror Hybrid Buffer , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  David Blaauw,et al.  Energy-Efficient Subthreshold Processor Design , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  A. Chavan,et al.  Ultra Low Voltage Level Shifters to Interface Sub and Super Threshold Reconfigurable Logic Cells , 2008, 2008 IEEE Aerospace Conference.

[23]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.