Exploring the use of heuristic-based algorithms for the ordering and partitioning of coefficients for power efficient fir filters realization

This paper proposes the exploration of different heuristic-based algorithms for the best ordering and partitioning of coefficients in Finite Impulse Response (FIR) filters. Due to the characteristics of the FIR filter algorithms, which involve multiplications of input data with appropriate coefficients, the best ordering and partitioning of these operations can contribute for the reduction of the switching activity, what leads to the minimization of power consumption in the filters. Two heuristic-based algorithms named Nearest neighbor and Bellmore and Nemhauser are used in the tests. A new heuristic-based algorithm named Anedma is proposed to get as near as possible to the optimal solution for the ordering and partitioning of larger filter instances. Two set of coefficients were used for the tests, and the results are presented in terms of the Hamming distance between the consecutive coefficients. Sequential and semi-parallel FIR filter architectures were implemented with the coefficients ordered and partitioned. As will be shown, depending on the set of coefficients used, based on the guidance given by the heuristic algorithms, the power consumption of the FIR filter architectures can be reduced significantly.

[1]  José C. Monteiro,et al.  A new architecture for signed radix-2/sup m/ pure array multipliers , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Paulo F. Flores,et al.  Maximal sharing of partial terms in MCM under minimal signed digit representation , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[3]  G. Venkatesh,et al.  Techniques for low power realization for FIR filters , 1995, ASP-DAC '95.

[4]  José C. Monteiro,et al.  Efficient Dedicated Multiplication Blocks for 2's Complement Radix-2m Array Multipliers , 2010, J. Comput..

[5]  Nirwan Ansari,et al.  Computational Intelligence for Optimization , 1996, Springer US.

[6]  F. Glover,et al.  In Modern Heuristic Techniques for Combinatorial Problems , 1993 .

[7]  G. Venkatesh,et al.  Algorithmic and architectural transformations for low power realization of FIR filters , 1998, Proceedings Eleventh International Conference on VLSI Design.

[8]  José C. Monteiro,et al.  Gray Encoded Arithmetic Operators Applied to FFT and FIR Dedicated Datapaths , 2003, VLSI-SOC.

[9]  Eduardo A. C. da Costa,et al.  Ordering and partitioning of coefficients based on heuristic algorithms for low power FIR filter realization , 2010, SBCCI '10.

[10]  Tughrul Arslan,et al.  High throughput FIR filter design for low power SoC applications , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[11]  G. Venkatesh,et al.  Low-power realization of FIR filters on programmable DSPs , 1998, IEEE Trans. Very Large Scale Integr. Syst..