论文信息 - 54 dB Image Rejection Fully Integrated Receiver for Multi-standard 5-GHz WLANs

54 dB Image Rejection Fully Integrated Receiver for Multi-standard 5-GHz WLANs

A fully integrated heterodyne receiver (1.1 GHz of intermediate frequency) for multi-standard (IEEE 802.11a and HiPerLAN/2) indoor 5-6 GHz WLAN applications is presented. The circuit consists of a selective LNA with a passive notch filter centered at the image frequency (fIM) and an image reject mixer realized according to Hartley's scheme. The circuit has been implemented in a standard SiGe process and exhibits 54 dB of total image rejection, 4.7 dB of NF, -68 dB of LO leakage to RF suppression and a input-referred CP1dB equal to -20dBm

D. Zito | B. Neri | R. Massini

[1] H. Samavati,et al. 5-GHz CMOS wireless LANs , 2002 .

[2] J. L. Showell,et al. A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design , 1997 .

[3] Luca Fanucci,et al. Base coupled differential amplifier: a new topology for RF integrated LNA , 2003, Int. J. Circuit Theory Appl..

[4] Sorin P. Voinigescu,et al. 5-GHz SiGe HBT monolithic radio transceiver with tunable filtering , 1999, RFIC 1999.

[5] W. Bachtold,et al. 5-6 GHz monolithically integrated calibratable low-noise downconverter for smart antenna arrays , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[6] Sorin P. Voinigescu,et al. A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[7] H.R. Rategh,et al. A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.