Static window addition: A new paradigm for the design of variable latency adders
暂无分享,去创建一个
[1] Huazhong Yang,et al. Design methodology of variable latency adders with multistage function speculation , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).
[2] D. Blaauw,et al. Opportunities and challenges for better than worst-case design , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..
[3] Israel Koren. Computer arithmetic algorithms , 1993 .
[4] David Bañeres,et al. Variable-latency design by function speculation , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[5] Shih-Lien Lu. Speeding Up Processing with Approximation Circuits , 2004, Computer.
[6] Peter A. Beerel,et al. Speculative completion for the design of high-performance asynchronous dynamic adders , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[7] Shih-Chieh Chang,et al. An Efficient Mechanism for Performance Optimization of Variable-Latency Designs , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[8] Luca Benini,et al. Telescopic units: a new paradigm for performance optimization of VLSI designs , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Tong Liu,et al. Performance improvement with circuit-level speculation , 2000, MICRO 33.
[10] Behrooz Parhami,et al. Computer arithmetic - algorithms and hardware designs , 1999 .
[11] Alessandro Cilardo. A new speculative addition architecture suitable for two's complement operations , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[12] Gang Wang,et al. Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.
[13] Paolo Ienne,et al. Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.