论文信息 - FPGA realization and performance evaluation of fixed-width modified Baugh-Wooley multiplier

FPGA realization and performance evaluation of fixed-width modified Baugh-Wooley multiplier

Fixed-width multipliers are widely used in digital signal processing (DSP) applications such as finite impulse response filter (FIR), fast Fourier transform (FFT) and discrete cosine transform (DCT). Baugh-Wooley multiplier is a preferred choice for the realization of 2's complement multiplication operation used in these applications. This paper presents the hardware realization and performance evaluation of 8×8 fixed-width modified Baugh-Wooley multiplier using state-of-the-art 7 series field programmable gate arrays (FPGAs) such as Virtex-7, Artix-7 and Zynq-7000, available from Xilinx. Different optimization goals are applied to the multiplier design and the performance is evaluated for area, speed and power. Simulation is done to verify the functionality of the design.

[1] Keshab K. Parhi,et al. Low error fixed-width CSD multiplier with efficient sign extension , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[2] Lan-Da Van,et al. Power-efficient pipelined reconfigurable fixed-width Baugh-Wooley multipliers , 2009, IEEE Transactions on Computers.

[3] Shen-Fu Hsiao,et al. Low-error carry-free fixed-width multipliers with low-cost compensation circuits , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4] Dhamin Al-Khalili,et al. Efficient Realization of Large Size Two’s Complement Multipliers Using Embedded Blocks in FPGAs , 2008 .

[5] Jer Min Jou,et al. Design of low-error fixed-width multipliers for DSP applications , 1999 .

[6] Amudha,et al. Design of Low-Error Fixed-Width Modified Booth Multiplier , 2012 .

[7] Saudi Arabia,et al. FPGA Design and Implementation of Matrix Multiplier Architectures for Image and Signal Processing Applications , 2010 .

[8] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[9] Keshab K. Parhi,et al. Design of low-error fixed-width modified booth multiplier , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.